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ABSTRACT
GaAs NPN transistors were built using different kinds of crystal materials and different
fabrication technologies. The electrical parameters of those devices were studied as a function of
temperatures, and life-test experiments were performed. The best room-temperature transistors
were made from (100)-oriented Tin-doped epitaxial slices„ These devices had a current gain of about
100, low 25°C-leakage currents and a particularly low collector-emitter saturation voltage
(0.15-0.25 V). The current gain of these devices, however, decreased immediately with raising
temperature according to an activation energy of 0.2 eV. Successful high temperature transistors
exhibit first an increase of current gain with increasing temperature, then a plateau at about 150'C,
then, a decreasing current gain, and finally following a 0.2 eV activation energy. The best high
temperature transistors were fabricated from bulk GaAs material, grown in a sealed crystal puller,
doped with silicon in the low 10 16 cm-3 range. A double-oxide technique was used for those runs.
These devices had low 25° C-current train (— 15) and an emitter-collector saturation voltage of about
L5 volts. They were useful up to 340°C. A NAND-gate circuit using thick-film technology was built
and tested. Circuits were operated at 300° C for 200 hours. They showed a degradation but still
switched.
Studies of the leakage current were performed for different crystal material.
Cathodoluminescence data were used to compare and select crystal material for device fabrication.
Previously, one had to rely solely on information from completed devices because electrical data
from Hall measurements, etc., did not give sufficient correlation between materials data and devic,.
performance.
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SECTION I
INTRODUCTION
The upper temperature at which transistors can be operated depends on the ba -dgap of the
semiconductor material. Based oil operating temperature of 3700 K for germanium, silicon
transistors can be predicted to operate up to a temperature of 5200 K, gallium arsenide transistors
up to 720 0 K, and gallium phosphide or silicon carbide transistors at 1270 0 K and higher. No
technology is presently available to fabricate gallium phosphide or silicon carbide transistors. Silicon
transistors are specified for a temperature range of about 210 0 K to 4500 K case temperature and a
475 0 K junction temperature. These temperatures lie well below the predicted theoretical limit of
5200 K. Gallium arsenide transistors have been operated at the theoretical limit of 720 0 K; however,
the studies in this report show that the performance and stability of devices at this temperature are
generally poor. Because of the much lower thermal conductivity of gallium arsenide, the difference
between the maximum safe ambient temperature and the maximum junction temperature is larger
than that for silicon. Based on our findings, we believe that a junction temperature of 620 0 K and an
ambient temperature of 570 0 K art. more appropriate maximum safe temperatures than the
theoretical limit given above. These theoretical considerations are based on idealized assumptions of
the thermal general°,on of carriers and do not take into account mech g ni.sms for the generation of
excess leakage currents prevailing in gallium arsenide transistors. The mai.. limitation is indeed not
the magnitude of the current gain but the excessive ;eakage current and the stability of the leakage
current. This means that field effect transistors, such as those described in this report, cannot be
considered alternatives because of the high gate leakage current, though the transconductance stays
fairly constant as expected based on the temperature variation of the majority carrier mobility. The
leakage current, in turn, is related to the surface properties of gallium arsenide, which are quite
different from .hose of silicon. It is therefore the inherent property of the material that limits the
fabrication of devices which can be operated safely at temperatures near the theoretical limit.
Surface problems in gallium arsenide also make it very difficult to fabricate MIS devices and are the
major reason for the instability of other gallium arsenide device.-s such as light emitters.
Stability of passive components is determined by the type nr c wmical reaction that takes
place betwc .-(-,n the resistor material and the ambient gas. Pyrolytically deposited carbon resistors
encapsulated in glass perform well in the range where gallium arsenide transistors can be safely
operated. They cannot be used easily, however, in microelectronic circuits. Thick film palladium
oxide resistors can be integrated but are not as stable. Encapsulation techniques for present day
semiconductor devices work satisfactorily at higher temperatures though can leakage occasionally
was found cause of device failure. Testing of devices and circuits at 4000 C is difficult because of the
oxidation of leads and circuit parts and because of the lack of suitable sockets and connect )rs. The
conclusion of this report is that high temperature electronic requires not only new technologies for
Report No. 03-68-26
active devices but also new technologies for passive components, encapsulations, circuit fabrication
and testing. Though attempts have been nade to test complete microelectronic circuits at elevated
temperatures, the development of a complete high temperature electronics technology is beyond
the scope of the present effort. 	 '
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SECTION If
MATERIAL PREPARATION
A. GENERAL
Previous work oil transistors has shown that device performance is affected by the
material fabrication technique, by the type of impurity used for doping the substrate and the
epitaxial layer, and by the doping level. Theoretical considerations, supported by experimental
results obtained from GaAs devices (such as transistors, Gunn oscillators, and electro-optical
devices) have shown that Group 1V donors, such as tin germanium or silicon, are preferred over
Group VI donors, with the exception of sulfur. Therefore, a process was developed for the work on
this program to deposit reproducibly Sn-doped epitaxial layers oil (100)-oriented
substrates. The epitaxial deposition system was of the halide transport type. Other systems such as
the water vapor transport reactor, the elemental source reactor, and solution growth techniques
were also employed to find the most suitable material fabrication process. The different fabrication
techniques are described in the following paragraphs. In addition to epitaxial LaAS, bulk material
was used for device fabrication.
B. VAPOR PHASE EPITAXIAL GaAs
1.	 Halide Transport System (Sn-Doping)
The material used in this work is provided in the form of vapor-phase epitaxially deposited
layers of GaAs that are grown in a system referred to as the automatic reactor. This TI-built system
consists of all of the temperature controllers, furnaces, flow meters, and plumbing necessary to
perform standard epitaxial processes. Temperature sensing devices, timers, electrical switches and
relays, and solenoid operated valves are controlled by an Acton programmer, which may be set up
for several different types of operations. For a particular operation, such as a normal deposition
run, the programmer automatically steps through the various operations involved. each time
producing the prescribed conditions for a given function. Aside from occasional adjustments in the
system, the only operator-dependent step in the preparation process is the predeposition clean-up of
the substrate material.
GaAs slices from tin-doped cyrstals having carrier concentrations in the range of 4 to 8 x 10 1 7
cm- 3 are routinely used for substrates. These slices are cut in the (100) orientation and stored until
used after receiving a chemical polish with hypochlorite solution. To prepare a substrate for
deposition, degreasing with a suitable! solvent such as methanol or trichloroethylene removes any
traces of wax left after the sa •,- -jig and polishing. A short chemical etch with 5:1:1
(H 2SO4 :H 2O 2 :H 20) etch is then used to remove any remain:,ig surface damage. Immediately after
the slice is dried in a stream of nitrogen gas, it is placed in the reactor under a flush flow of helium.
3
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Epitaxial crystal growth is accomplished in a quartz reactor of the open-tube, gas-flow design.
using "arsenided" gallium (GaAs dissolved in gallium) as the feed material and AsC1 3 as the
transporting agent. This system is described in more detail by others l,2,3 and is shown
schematically in Figure 1. The purity of the deposits obtained depends quite strongly on the
starting materials which are: metallic gallium (99.9999+ ft AsC1 3 , which is fractionally distilled in
Our laboratories (exact purity value unknown); and hydrogen (as a carrier gas), which is purified by
means of a palladium diffusion process. Before the system can be used to grow epitaxial deposits, it
is necessary to saturate the gallium feed source with arsenic. This "arseniding" step is performed by
passing AsC1 3-saturated H ,) over the gallium boat, which is maintained at normal depositing
DOPE TUBE
2 ZONE FURNACE
THERMOCOUPLE 700-800 CC	 800-9000C	 Ga FEED MATERIAL
TUBE	 70^
1jr-1
0 0
0	 '
1 sS 3
	
H Z	 He
SC04684
Figure 1. Epitaxial Reactor
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temperature (900 0 C). After saturation, a film of arsenic can be seen ±o form at thc exhaust end of
the reactor, and the system is ready for use. Precompounded GaAs used with metillic gallium can
also serve as feed material, reducing the time required for arseniding, but this approach also
sacrifices to some extent the level of purity attainable in the deposited layers. Typical run
conditions consist of temperatures of 900°C and 775°C for the feed and substrate, respectively.
A total gas flow of about 500 cc/min is maintained through the reactor. Of this total, 190
cc/min of carrier gas pass through the AsC1 3 bubbler. With these conditions, deposition rates of 5 to
7 µm/hr were observed. Recently, the reactor was modified by changing from a flat, fixed-position
substrate holder (as illustrated in Figure 1) to one with an inclined holder at about 45° from
horizontal. This new holder has a plate that measures about I inch by 2 inches and has improved
flexibility over the previous design, since the position of the substrate in the reactor can easily be
changed. With this modification, growth rates ranging from 9 to 18 pm/hr have been achieved.
The epitaxial layers are tin-doped by using a diffusion cell which may be filled with anhydrous
stannic chloride or mixtures of SnC14 and AsC1 3 . The cell, depicted in Figure 2, consists of a
chamber for the volatile liquid connected with a 1-mm-diameter capillary tube 10 cm long to the
mixing chamber. The doping Mixture is then carried to the substrate zone of the reactor by
sweeping out the mixing chamber with a stream of purified Ii i . Doping levels obtained by this
system depend on the concentration of the solution used and its temperature. In the present work,
a 10 percent (volume) mixture of SnC1 4 in AsC1 3 is used. By maintaining the temperature of the
reservoir at about 20°C, doping levels in the mid-10 16 range are obtained on a reasonably
reproducible basis.
The approach to the materials aspect of this program has been to attempt to develop the
preparation process to a point that a reasonable consistency in the quality of the epitaxial layers can
be achieved. Although the doping levels of the deposits have been found to be extremely sensitive
to such factors as changes in total AsC1 3 flow rates and the temperature of the diffusion cell, the
use of the automatic system serves to regulate these factors, keeping the doping levels reasonably
consistent. Determination of the electrical properties of the layers thus far has been limited to a
simple point-contact reverse breakdown (PCRB) voltage measurement, and the layers deposited for
the work typically exhibit breakdowns on the order of 30 to 40 volts. A single sample of epitaxial
material grown on a semi-insulating substrate has been evaluated by means of Hall measurements.
This tin-doped slice, which exhibited 20 to 25 V (PCRB) was found to have a carrier concentration
of 2.2 x 10 17 cm-3 and a room temperature mobility of about 4100 cm2/V-s.
Deposits for device fabrication require a minimum thickness of 10 to 12 µm. These layers have
not achieved the run-to-r:in reproducibility desired. Thickness measurements are made by
bevel-lapping a small piece of the deposited slice at a known angle (usually 5°) and using an
electroless gold-plate solution to stain the lower resistivity substrate. By means of a calibrated
microscope eyepiece and the appropriate calculations, the layer thickness is determined. For a given
deposition time, successive runs may result in layers that differ in thickness by as much as 10 µm.
Although the level of feed material in the source boat and the amount of extraneous deposition on
the reactor walls probably affect growth rates, no consistent pattern has been observed to account
for the difference in thickness. Very large area substrates generally exhibit a tapering effect, with a
5 µm thickness variation over the slice not uncommon.
5
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Figure 2. Diffusion Cell Used for Tin Doping
2. Halide Transport System (S-Doping)
In order to obtain sulfur-doped deposits, the diffusion cell was filled with a solution of 0.5
percent (vol.) sulfur monochloride in AsC1 3 . After several runs with the solution temperature
maintained at 0° C, it was found that the doping level achieved was ;higher than the desired value, as
indicated by point-contact reverse-breakdown (PCRB) measurements of 10 to 15 V. Further
dilution of this solution to a value of 0.25 percent S 202
 was then made with AsC1 3 . The epitaxial
material prepared with this dopant concentration (again maintained at 0°C) has consistently yielded
breakdown measurements of 20 to 30 V.
6
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Since it was thought that material fabricated 2 years ago for manufacturing high temperature
transistors was contaminated with Cd, a series of runs were made to produce Cd compensated
epitaxial slices. Cd was introduced by adding 50 mg of i x 10 17 cm-3 Cd doped bilk GaAs to the
feed material. Donor doping was accomplished with S 'Cl 2 . Carrier concentrations in these
compensated slices ranged from 2 to 20 x 10 15 cm 3.
3. Water Vapor Transport System (Undoped)
In addition to the material produced in the automatic reactor chloride transport system, slices
have been obtained from two other reactor sources. These slices make possible the relative
evaluation of variables, such as substrate dopants, orientation, and layer doping levels, as well as the
obvious comparison of the reactor systems themselves. The reactor used in the water-vapor
transport system closely resembles that of the automatic reactor physically (see Figure I ), except
that no modifications for doping are made with this method. Several major differences in operation
are required by this process. Precompounded GaAs is used as a feed source, and by selecting the
doping of the bulk feed material, the doping levels of the epitaxial layers can be controlled. As the
name indicates, water is used as a transporting agent, replacing the AsC1 3
 used in the automatic
reactor system, but the method of introduction is the same, namely, saturating a stream of
carrier gas (1-1 1 ) with the transporting agent by passing it through a bubbler. Although no extensive
studies have been made to evaluate the effect of the purity of the water used, de-ionized water has
been found to be satisfactory for use in this reactor system. Probably the most critical difference
inherent in this method is the fact that substantially higher reactor temperatures must be used.
Typically, the feed temperatures employed are on the order of 950°C to 1050°C with the
substrates maintained at a temperature 50°C to 100°C lower than the feed.
4. Elemental Source System (Ge-Doping)
The elemental source method requires a modified reactor design (see Figure 3). High purity
(99.9999+ 1Yr)) g?,Ilium and arsenic, used as starting materials for the system, allow variation in the
vapor phase stoichiometry. The arsenic content of the vapor stream is controlled by varying the
temperature of the arsenic source boat, which determines the vapor pressure; of the solid material.
Purified H 2 sweeps the arsenic vapors down the reactor where it is mixed with the gallium species.
The gallium is transported with HCI, which is generated from purified AsC1 3 by passing
AsC1 3-saturated H 2 through a quartz reduction tube filled with crushed quartz and heated to
900°C. The arsenic produced by this reduction condenses out of the stream at the cold end of the
reduction furnace and does not enter the reactor system. The amount of gallium transported by this
process is controlled by the flow rate of the carrier gas through the AsC1 3 and the temperature
(vapor pressure) of the AsC1 3
 reservoir. Typical operating temperatures are shown in the schematic
drawing, Figure 3, of this reactor system.
In the following section, it will become apparent that epitaxial GaAs prepared in the
"AsC1 3-Ga" reactor, or in the "elemental" reactor system, was superior to GaAs produced by
"water vapor" transport. Both the "AsC1 3-Ga" and "water vapor" transport systems are fixed gas
composition systems; however, the "elemental" system can utilize variable gas-phase compositions,
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e.g., various Ga:As, or Ga:CI gas-phase compositions. This system was thus selected to determine
what effect gas-phase composition had oil properties as reflected by cathodoluminescence
and device performance.
A series of samples was prepared with varying Ga:As ratios in the gas phase. Substrates were
( 100)-oriented and heavily doped N-type. No intentional dopant was added to the gas phase. 'These
samples had apparent donor concentrations which varied depending upon the Ga:As ratio in the gas
phase (see Figure 4). They were then used in the cathodoluminescence study.
SC1 4422
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Figure 4. Donor Concentration versus Arsenic Control Temperature
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A second set of samples was prepared in which GeC1 4 was added as a dopant to the gas phase.
The dopant source was 10 percent GeC14-AsCl, in a diffusion cell. The dopant was added so that it
mixed with the reactants in the zone immediately before de positi3n . These runs produced epitaxial
layers which had carrier concentrations of — 1 to 5 x 10 cm- . This concentratiot, did not vary
with Ga:As ratio over the range investigated.
The next series that was prepared used a 0.1 percent GeC1 4-AsC1 3
 dopant source. The results
obtained are also shown in Figure 4. Carrier concentrations in these samples vary depending upon
tine GaAs ratio. However, over most of the range investigated, the dependence is opposite to that
seen with no intentional doping. This effect could be due to the dopants in each instance. It is
suspected that with no intentional doping, the background is caused by a Group VI element, which
could be introduced either from the elemental arsenic source (the AsC1 3
 used as th+; HC1 source) or
tine N-type substrate. Germanium, being a Group IV element, is incorporated differently from a
Group VI element. Increasing arsenic concentration would tend to reduce the Group VI element
solubility, while it would favor Group IV element solubility on gallium sites (donor sites for
germanium). This means the yet unexplained portions of the curves are those with decreasing donor
concentration at higher arsenic temperature when doped with germanium. It was also found that
the growth rate increased with increasing GaAs ratio, thus enhancing the probability for a dopant
atom to be incorporated into the lattice.
To study the effect of the substrate, runs were repeated with Cr-doped, semi-insulating
substrates, using a 0.1 percent GeC1 4 -AsC1 3 dopant source. This time, the concentration of donors
in the deposit decreased with arsenic temperature as shown in Figure 4. So far, only (100)-oriented
substrates have been used. Other orientations might give completely different results. The
breakdown voltage of * a deposit on (100) substrates, for example, might indicate a donor
concentration of about 10 15 cni 3 . The standard starting material for transistor fabrication was
prepared in the halide transport reactor. This system has a Ga:As ratio of about 2 if the Ga solution
is not yet completely saturated with As. The ratio decreases with increasing degree of saturation.
Considering Figure 4 again, it is recognized that small changes in the concentration of dopant
source and small changes in the GaAs ratio can affect the electrical properties of the deposit
considerably. Also, the element used for substrate doping and the substrate orientation have an
influence.
C. SOLUTION EPITAXIAL GaAs
Solution growth of GaAs has developed into a technology that allows fabrication of
high-quality material for many different devices such as Gunn oscillators 4 and light emitting
diodes5 . Recently, solution-grown GaAs P-N junctions have been formed that were doped
amphoterically with silicon. 6 We have applied this technique to make materials for transistor
fabrication. The apparatus is shown in Figure 5. The gap shown in the center of the crucible serves
the purpose of providing growth boundaries. It was found empirically that such an arrangement
yields better surfaces.
10
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Solution-grown P-N-P-N layers were formed by inserting an N-type substrate into a. gallium
melt saturated at 860°C with GaAs. Silicon was added as a dopant, preferentially occupying donor
sites at temperatures below 840°C. Upon cooling from 860°C, an N-P layer is grown on the N-type
substrate. After reheating and cooling again, a second N-P junction is formed. The growth cycle is
shown schematically in Figure 6. Solution-grown material is used for fabrication because of the long
diffusion length observed in this material. .A current gain of 0,1 was observed for a 30-µm-thick base
layer using a conventional sulfur-diffused emitter. This corresponds to a diffusion length of at least
10 µ m, about one order of magnitude higher than in non-solution-grown GaAs. This property was
also confirmed by cathodoluminescence measurements, the technique of which is described in
Section III. The transistors were made by etching off the top P-layer and mesa-etching the emitter.
All transistors had low gain because of the wide base layer. The experiments will be repeated at a
later time.
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Figure 6. Growth Cycle for Fabrication of P-N-P-N Layers
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D. Bt LK MATERIAL
Though attempts have been made earlier in this laboratory and elsewhere to use bulk material
for device fabrication, transistors were always inferior to those made on cpitaxial GaAs. Recently.
silicon doped bulk GaAs pulled in a scaled systerr ►
 became available`. This material Ilas properties
similar to those of the cpitaxial GaAs used for device fabrication, namely N D y 5 x 10 1 ^' cm 3, µ
5000 cm-/V sec. First runs on this material were very successful. It' bulk material could be used for
transistor fabrication, an increase in reproducibility and a reduction in cost could be expected.
Heavily doped bulk material (10 17 to 1018 donors Irm 3 ) was used as substrate for the vapor
phase deposition of cpitaxial GaAs. During the present work, a conversion problem was
enco ,
 itered that prevented for some time fabrication of transistors. The N-epitaxial collector
region converted into P-type material after either the magnesium diffusion or the sulfur diffusion.
This behavior could be traced back to the growth direction of the Czochralski pulled crystal. More
than 70 pe:,;ent of slices that came from (100)-grown material did not convert, while more than 60
percent of slices grown from (1 i 1) crystals converted. The substrates were doped with Sn in all
cases. Earlier studies? oil 	 material showed that the probability of conversion was higher
oil material than on (1 1 1)-grown substrate, opposite to our present findings with tin
doping. One possible explanation is given in connection with the low-teniperature diffusion data, in
Section VI of this report.
At this point, sonic stated possibilities may be ruled out. Quite often, copper diffusion was
given as a reason for the conversion. Though this was a possibility, we found that conversion also
occurred when care was taken to remove any contamination due to copper—e.g., by rinsing slices
and ampoules in KCN and employing Spectrosil instead of standard GE-quartz, Also, when a --;ice
from one crystal that gave frequent conversions, was simultaneously diffused with a slice from
another crystal that was not likely to convert, conversion occurred in the first slice and not in the
latter. After many subsequent conversions of slices from one (1 11)-grov n Sn-doped crystal,
conversion stopped when a slice from a (100)-grown, tin-doped or a (1 1 1)-grown, Te-doped crystal
was used.
Reasons for switching fron-, Te-doped material to tin-doped were as follows:
1) Light-emitting diodes performed better when fabricated in tin-doped material,
2) Cathodoluminescence studies showed that the diffusion length in tin-doped material
was higher, by a factor of 2 to 3, than in Te-doped material,
3) Te-doped crystals showed the peculiar behavior of the Te concentration in
(I 00)-grown crystals, as determined by mass spectroscopy, in being generally lower
than the electron concentration.
The Te concentration in (1 1 1)-grown crystals is generally higher than the electron
concentration. To find out if the latter observation is related to the probabi'i' y of conversion,
samples from tin-doped crystals were analyzed for tin by an emission spectrography. In Figure 7,
* Source- Bell &. Howell, Pasadena. California
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the tin concentration expressed in parts per million (ppn-,) is plotted versus the electron
concentration found by Nall measurements. The solid line shows the 1 electron for I tin atom line.
The tin concentration was .found to be higher than electron concentration in all crystals, both
(100)-grown and (III)-grown. Though there is not a very good correlation between tin
concentration and electron concentration, the data points suggest a square law dependence. The
correlation of either the electron concentration or the tin concentration in the crystal with the tin
concentration in the melt is not as good. Other than growth direction, no crystal property could be
found that related to the frequency of conversion of epitaxial layers. For future work, (1 1 1)-growl;
Te-doped crystals or (100)-grown tin-doped crystals will be specified.
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SECTION III
CATHODOLUMINESCENCE STUDIES ON GaAs
A. GENERAL
Transistor fabrication requires, besides the two (Ilffusion steps, many other fabricatior• Qteps
that are likely to contribute to the wide spread in transistor performance. This makes it dif- . !t to
separate the effects of the starting material from those introduced during fabrication. The three
types of vapor phase epitaxial starting materials used were prepared by one of the methods
described in Section 11:
1) Material from the automatic reactor (A-material).
2) Material produced by the water vapor transport technique (W-material).
3) Material from the elemental reactor (E-material).
Most good transistors made so far were fabricated on A-material. Transistors on E-material
were marginal, and no good transistors were obtained on W-material. Thus, it was decided to use
only A-material for device fabrication. Recently, high temperature transistors were fabricated on
bulk material (B-material).
Breakdown voltage, mobility, dislocation density, or appearance of materials have given no
criteria by which material can be selected. Cathodoluminescence experiments, then, were performed
oil types of material to find out if measurements of the minority carrier properties in the
materials indicate any differences.
B. THEOP
CathodolUrninescence i s defined as light em"ssion stimulated by electron bombardment of
semiconducting materials. The theory was worked out by Wittry. 8 To obtain quantities such as the
ratio of surface recombination velocity (s) to diffusion velocity (v D ), cl the diffusion length of
minority carriers (L), the cathodolurninescence intensity is measured as function of the electron
beam voltage for constant beam power. By curve fitting techniques, these quantities can be
determined. The methods of calculation used by Wittry and the form of the distribution of primary
electrons in the materials give a satisfactory description of the experimental results. For a first order
estimate of the expected dependence of the intensity as function of beam voltage, we will use a
much simplified treatment which has the advantage of giving a clear picture of the process and a
very simple form of the solution.
^r
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In a typical cat hodoluminescence experiment, an electron beam is focused oil area, the
diameter of which is large compared with the sum of electron penetration depth and electron
diffusion length. The problem of calculating the light intensity is then reduced to a one-dimensional
case. Since the energy for producing electron-hole pairs is in the order of a few times the bandgap,
the electron-hole pair generation follows the primary electron distribution. In n-type GaAs (similar
arguments apply to the excess electron concentration in p-type material), excess holes can
recombine either radiatively, giving rise to the .cathodoluminescence effect. or recombine
nonradiatively. The balance equation for holes under steady-state condition is given by
Dp"_T +g(x,V)=0
where
p = hole concentration
D = hole diffusion constant
T = hole lifetime
x = distance from surface
g (x, V) = generation function for holes
The first term gives the flux of holes due to diffusion into a given volume element per unit time, the
second describes the loss of holes, and the third one stands for the number of holes generated by
the incident electrons per unit volume per unit time. For a first order calculation, we will assume an
exponential distribution of electrons so that the generation function is given by Lenard's law
g(x, V) = constant e a(V)x	 (2)
where the voltage dependent parameter a is defined in analogy to the photoluminescence case as an
"electron absorption constar ► ti." The constant is determined by the experimental condition that the
total number F of holes generated in the sample-per-unit time be constant. Equation (2) then
assumes the form
g(x, V) = a Fe-ax	 (3)
The hole distribution is obtained by integrating Equation (1) subject to appropriate boundary
conditions. For infinitely long samples, the hole concentration zero at x = oc , i.e.,
p (x = 00) = 0	 (4)
At the surface, holes recombine at a rate determined by the surface recombination velocity s and
the diffusion constant for holes. The recombination rate per-unit area per-unit time at the surface
can be expressed as
16
p _ aFr	
a ax_1-a2 L2
x
a L + S	 L
S+l e (6)
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Dp, (x=0)=s•p(x=0)
The solution of Equation 0 ) subject to the boundary conditions (4) and (5) is
(5)
where we have defined
S
s _ s
= v D	D/L
and
L = Dr
Equation (6) is of the same form used by Vilms 9 et. al., for the photoluminescence case except for
the different meaning of a. The light intensity is proportional to the number of radiative transitions
of holes and is given by
I = K p e-Oxdx
	 (7)
rr
where
rr = radiative hole lifetime
0 = absorption constant for light generated in the sample
K = constant depending on the optical properties of the light exit surface
Light absorption effects -.an be neglected for our first order calculation since the electron
penetration depth is not larger than about 5 µm for 40 keV electrons (see Figure 8), while a typical
absorption length for band edge light in GaAs is in order of 30 µm. Integration of Equation (7)
leads to
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T	 S+1+La	 (8)I-K T
r (1 +aL) (S+ 1)
or in normalized form.
	
S	 aL
	
1n-1^ S+l aL+l	 (^)
where the normalization factor is
0C T IT
Equation (9) is plotted in Figure 9 (solid lines) as function of the dimensionless quantity La for
various values of the parameter S. As call seen by inspection of Equation (9), the intensity is not
a strong function of either S or La, which makes it difficult to determine one of these quantities by
curve-fitting techniques. The voltage dependence of a will be taken to be that given by Cosslett and
Thomas 10
a= 1.9 X 10 	 V -2 = 574/V 2 	(10)
when a is measured in pm-1 and V in kV. A comparison with the data presented in Figure 8 shows
that the absorption constant is reasonably well represented by Equation (10). For a voltage of 20
M the absorption length is , 0.7 µm which agrees with a decrease of about a factor 2.7 of the
electron concentration over that distance. Small values of La correspond to large voltages and large
penetration depths. For large penetration depths, Equation (8) asymptoti,^ally approaches the value
I = ►t T	 (1 1)Tr
Expressing the total lifetime T as
1 __ 1
+ 
1
T	 Tr	 Tnr	
(12)
where Tnr is the non-radiative lifetime, we obtain
•	 1 = K Tnr	 K 7 nTnr 
+ T^	 Tr	 (13)
In GaAs, typical non-radiative lifetimes are in the order of 10 -9 to 10 -10 s and radiative lifetimes
are in the order of 10 -8 s so that the intensity at high voltages is proportional to the ratio of
non-radiative to radiative lifetime. If we compare materials of the same donor concentration, which
means roughly the same radiative lifetime. high cathodoluminescence intensity means long
non-radiative lifetime. Light emitters require starting material with long non-radiative lifetimes in
19
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order to favor electron injection into the p-type region, from which almos! all light is emitted. We
will, therefore, consider material with a high cathodoluminescence intensity superior to material of
lower intensity.
Another quantity (J interest and related to the total intensity it the minority carrier diffusion
length. We will describe a simple technique that allows us to determine graphically the diffusion
length. For this purpose, the following expression is derived from Equation (8)
Q _ d(In 1) 
_ -	 La	 + 1 + La	 (14)d( I n 1/a)	 (S + I) + La
For small values of La and large values of S so that La << I << S, A increases as La. One can then
obtain L from the slope of a plot of A versus a. At values of La, so that S > La > 1, A decreases as
S/S + La. At Lamax - S + 1, the quantity A reaches a maximum value
Amax = (I +	 S
	
—)/(S+ 1)
1+
In n-type GaAs, a typical value for (S + 1) is 20. In Figure 10, the dependence of A on La for S + 1
20 is shown (dotted line). Though we have used only a rc - -h approximation for the generation
function, we expect that by plotting the experimental data is the manner suggested by Equation
(14), it is possible to separate materials of different diffusion lengths.
To arrive at a value for the diffusion length from a presentation of experimental data, one first
obtains the quantity d(ln I)/d(In V) by graphical differentiation. This quantity is then plotted versus
(voltage)-2 . The slope of the linear portion of that curve at high voltages is then :elated to the
diffusion length by
In I
L-(`'din V 1 1
dV-- 2111150
where we have combined Equations (10) and (14). The diffusio;: length is obtained in µm when the
voltage is expressed in kV. Though the value thus obtained for L is arrived under the simplifying
assumption that the electron distribution can be represented by an exponential function, we expect
that a material with a longer diffusion length also exhibits a larger value of the quantity derived in
Equation (15).
The other quantity of interest, S, could be obtained similarly from a plot of A versus ` 3 for
small voltages. For small voltages (close to the surface), the intensity is expected to chang,- only
weakly with bias, as can be seen in Figure 9 (solid lines). Wittry has observed that the intensity even
at small voltages continues to drop. He explains this behavior with the existence of a "dead" layer
in which no radiation recombination takes place. We can modify Equations (8) and (14) to take
acco.,nt for the presence of a "dead" layer by writing
t
(15)
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I
'	 1 = 1 0 
e-aL(d/L)
	
(I6)
and
	A = d° + aL (d/L)	 (17)
where the subscript "o" refers to the case without surface layer and d is the thickness of the dead
layer. Modifying Equations (8) and (14) is equivalent to shifting the boundary of Equation (5) from
x = o to x = d and by integrating Equation (7) from x = d instead of from x = o. 'file solid iine in
Figure (10) is calculated from S + 1 = 20 wid d/L = 0,1. We notice that the curves are about the
same for La < I but that A increases rather than decreases -.-Ath La for large values of La. We expect
therefore, depending on the magnitude of d/L, that for large values of a the quantity A either
increases, stays about constant or decreases with La.
The tenn "surface effects" and "bulk properties" can now be defined more properly. We wil,
consider the range in La below the maximum of Equation (14) (see Figure 10) as dominated by
bulk properties. the range in La above the maximum as dominated by surface properties. That
means the boundary between surface and bulk effects in our definition lies at Lamax -^rS + 1 • For
the typical va!ues of (S + 1) = 20, we find La max = 4.5. For a diffusion length of 1.5 gm, we obtain
a = 3 gm-1 and from Equation (10) a voltage of 15 kV. The voltage range for standard electron
rnicroprobes is 10 to 45 kV, thus covering the transition range from surface-dominated to
bulk-dominated properties for typical GaAs samples.
C. EXPERIMENTAL ARRANGEMENT
In order to observe the cathodoluminescence output frorn a gallium arsenide target as a
function of the depth at which the excitation occurred, the intensity of radiation is measured at
several different beam accelerating voltages. As the accelerating voltage is increased, the excitation is
produced at greater depths in the samp!e. Thus, we must measure both the inte nsity of the infrared
radiation and the accelerating voltage. further, we must monitor the current in the beam to
maintain constant power. (The constant power requirement is essential for the derivation of
Equation (8) in dimensionless quantities.) At constant beam power, the curves for intensity versus
beam voltage should show an initial increase in intensity as the voltage increases. At very high
voltages, the curve should level off because the surface no longer is a factor in the recombination
process (see Figure 9).
The cathodoluminescence measurements were made on a Materials Analysis Company Model
400 Electron Microprobe Analyzer. The equipment is illustrated in Figure 11. A photomultiplier
was fitted to the third eyepiece of the microscope on this microprobe. The radiation emitted from
the sample was thereby focused onto the face of the photomultiplier. The output pu'.ses were ampli-
fied and analyzed by a pulse height analyzer. The output pulses from the pulse height analyzer were
counted and printed out. I nstead of placing the phot^multiplier directly o:-, the microscope, a
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Figure 11. Diagram of the Electron Microprobe
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monochrometer can be put between the microscope and the photomultiplier. This allows a study of
the spectral distribution of the cat hodoluminescence radiation. Experimental modifications of this
type for microprou,.: ^ ,ld electron scanning microscopes are common 1 1-16; therefore, we will not
describe the instrumentation in detail. However, the need for careful experimental procedures is
critical and should be elaborated.
The high voltage power supply was checked at the electron gun with an electrostatic voltmeter,
and a correction curve was made to correct the meter readings. This correction was quite small
throughout the voltage range.
As the electron beam bombards the target, a contamination film deposits at the point of
impact. This film is composed primarily of carbon, caused by the decomposition of VFCU-um grease
and pump oil. It attenuates the cathodoluminescence out,-A appreciably; therefore, the
measurements must be made at the lowest possible sample currents and with the minimum time for
bombardment. Two methods have been suggested for retarding the growth of the contamination
film; one is by placing a cold finger just above the specimen surface, and another is by directing a iet
of air or other gas at the point of impact. We did not use these methods because we found that this
contamination film did not appear until the sample was bombarded for several minutes; the actual
measurements require a total bombardment time of much less than a minute.
The surface recombination velocity and possibly the nature of the "dead layer" are very
sensitive to the surface conditions. The exact effects of the initial electron beam bombardment and
deposition of the contamination layer are unknown. It is not unreasonable to expect that a great
change in surface properties can be initiated by a few seconds of electron beam bombardment. This
is a matter Of further investigation. On the other hand, permanent changes in the bulk
semiconductor properties should not be expected at the beam energies we used. 17 However,
studies oil devices by electron scanning microscopes have been shown to alter the
device characteristics for short periods of time, but it has not been dernenstrated that this is due to
a change in the bulk properties.
Tile measurements were all made at constant beam power, that is iV o = constant. This assures
that the same amount of energy loss occurs R each accelerating voitage provided that i truly relates
to the total power dissipation. The absorbed electron current can be carefully measured and printed
out with the intensity data, but the effect of backscattered and secondary electron loss should be
considered. The electrons striking the target are not all absorbed; some electrons dissipate energy in
the target and are then backscattered. This is generally not a problem since the portion
backscattered, and its energy distribution is not dependent on the accelerating voltage; thus, the
backscattering always represent the same amount of power loss. Secondary electron emission from
the sample is, however, dependent on the accelerating voltage; thus, the backscattering always
represent the same amount of power loss. Secondary electron emission from the sample is, however,
dependent on the accelerating voltage. At voltages beyond a few kV, there exists an inverse
relationship between secondary electron emission and beam acceleration potential. As secondary
electrons are lost, the measured current becomes lower than the actual current. We therefore
produce some ionizations, creating positive holes, which are not recorded by the current
measurement. To compensate for this, one would increase the total beam current, but this would
only compound the error. In order to reduce this error, we biased the sample at +67 volts to hold
the majority of the seco;- ;-_ry electrons in the sample.
25
Report No. 03-68-26
The cle(,tron beam can heat the sample at the point of impact, thereby reducing output
intensity; it can also create an electrical charge in a poor conducting sample, thereby distorting the
distribution of excitation. The heating effect in gallium arsenide is not large, and when constant
beam power is maintained, this effect should not be a sou l
 of error' 1 . Maximum power level was
4 mW, at a current density of 5 x 10' 2' A/cm 2 . Charging in this semiconductor has also been
shown to be minorl8. '
Before each expe- imental determination, an examination of the signal output as a function of
absorbed current was .nade. Experirnentally, this was found to be a linear relationship over a wide
range and the range' of linearity of these determinations defined the experimental conditions for
obtaining good data. By examining these data, the limitations imposed by .lead time, poor
pulse -height analyzer settings, current saturation, heating effects, etc., could be detected. Strictly
speaking, the intensity should not be linear with current. Ac ^ ^ !ly^ we observed a very slight
nonlinearity. These effects have been discussed by other workers , 1 . However, within the range
Of our normal measurements, the current and intensity are essentially linear.
We did not use a monochromato :° to separate the spectral distribution of the emitted light
since at least with a low resolution instrument, this radiation appeared as a single, sharp spectral
peak. The benefits derived by spectral selection would therefore be small; furthermore, the
integrated radiation was much more intense than, that which was transmitted through a light pipe
and a monochromator.
The measurements were made at several random spots of 3-mil diameter on each sample for
each accelerating potential. The 3-mil spot size was reproduced after each change in potential. Othe:
workers used a 5 -µm diameter spot for their measurements; further, they made all observation;,. at
the same point. However, the major purpose of our study has been to develop a means for quickie
evaluating bulk material. For an "on-line" evaluation, a 3-mil spot is much more realistic than a
5-micron spot. We also found that the integrating effect of the larger spot gave us more meaningful
data than a smaller spot, because the samples that we studied were generally quite inhomogeneous
in cathodoluminescence output over areas in the order of several square µm. Furthermore, by
observing several :,pots on each sample at each potential, the effects of carbon contamination build
up were held to a minimum.
D. RESULTS
GaAs samples were obtained from materials with a known device history. This means that the
performance of devices from these materials is known for at least several hundred units. No attempt
was made to relate the performance of one single device to the specific chip of material from which
it was made. The purpose of these experiments was to determine if differences in material
preparation or differences among one type of crystal are reflected in the performance of devices.
Studies were made on n-type epitaxial material and on bulk material used for transistor fabrication.
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1. Comparison of Epitaxial Materials Used for Device Fabrication
Vapor phase epitaxial n-type GaAs was fabricated using three different reactors. The
concentration was in the mid 10 16 C111 -3 range. Material A was grown in an automatic deposition
reactor employing the halide transport technique. Material W was produced in the water vapor
transport reactor wid material E in the elemental source reactor. A detailed description of the three
fabrication processes is given in Section II. Transistors fabricated on type A -1 -,terial had gains up to
300 and were superior to those fabricated oil other materials. Transistors fabricated on type
E-material had current gains up to 10, while no transistors with gains higher than I were fabricated
on type W-material.
The cathodolumulescence s;;;Ly of these three materials is shown in Figure 12, as function
of the beam voltage. The vertical lines on each of the measurement points indicate the spread
obtained when data were taken in 10 different spots. The spread is small, indicating that there are
no gross nonuniformities over a 3 -mil diameter area in all three materials. Employing the criteria
developed earlier, we notice that the best material for fabrication of transistors also had the highest
intensity, followed by the type E and type W material. In this experiment. - ' three samples were
mounted on a quartz slide and received the same surface clean-up. Graphical differentiation of the
curves in Figure 12 yielded the quantity d(1 In I)/d(1 n V), which is plotted in Figure 13 as function
of V— I  as suggested by Equation (15). As expected, all curves follow a straight line at high voltages
and then level off (except material W, for which the sensitivity in the low voltage range was too
small). The magnitude of the slopes of the straight line portions of the curves follow in the same
order as the absolute intensities. In Table I, a description of the materials and the diffusion length
derived from the curves using Equation (15) are given. We notice that the best transistor material
also has the highest minority carrier diffusion an3 the highest ratio of nonradiative to radiative
lifetime, while the worst transistor material exhibits the lowest such values. It should be noted that
the data for the best material (L = 2.2 µm) agree with those obtained by Wittry, et. A 18 (L = 3 µm)
and Biard, et. al. 20 (L = 3.5) who made measurements on bulk GaAs in the same concentration
range used here.
Table I. :Comparison of Material and Device Properties
Material Description Dopant Concentration Device
Diffusion
Length
Relative
Intensity
(V-), 00 ► S
Material A Vapor Phase Epitaxy Sn — 5 x 10 16cm - 3 Transistors 2.2µm 107 —10
Halide Transport
Matenai E Vapor Phase Epitaxy w 5 x 10 16cm - 3 Transistors 1.8 µ m 57 —10
Elemental Sources
Material W Vapor Phase Epitaxy Sn — 5 x 10 16cm- 3 Transistors 0.7 µ m 1 —10
Water Vapor Transport
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Figure 12. Intensity of Cathodoluminesence as a Function of
Accelerating Voltage (Epitaxial Material)
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At low voltages, the curves in Figure 13, level off as can be expected from inspection of Figure
10. Values for the surface depletion layer thickness d or the reduced surface recom ►.)ination velocity
S cannot be obtained. It can, however, be said that the ratio d/L must be v.-. .,,y small. A rough
estimate for S can be obtained as follows: The knee in the curves of Figures 13 correspond roughly
to the point where Lamax = S —+I.  Using Equation (10) and rearranging the equation, S can be
calculated from 
S= 3.35 X 105
( VmLax 2
For all three samples, this leads to values for S of about 10. Wittry obtained for a similar
material d/L = 0.005 and S 20, while Biard finds S—
 14. The surface recombination velocity is
estimated to be 4 X 10 5 cm/sec using a hole mobility of 200 cm 2/V sec and the experimentally
determined values of S = 10 and L = 2.2 pm. The importance of the type of analysis performed here
is not as much the yield of quantitative results as the fact that materials can be selected by
cathodoluminescence measurements. If further means that the minority carrier diffusion length of
the starting material is a meaningful parameter that relates to device performance. Because of the
involvement of many parameters, the method described here will not easily yield information about
comparable materials but will have merits in separating material that can be used for device
fabrication, e.g., material A and E from material that is unsuitable for this purposes, e.g., material
W. A, much simplified version of an electron microprobe is being built for routine selection of
materials.
2. Studies on the Spatial Distribution of Cathodoluminescent Light
A comparison of 4 types of transistor grade materials was made by studying the spatial
distribution and the intensity of the cathodoluminescent light. The relative intensities are shown in
Figure 14 over an area comparable in size to a transistor mesa. The 4 types of materials were
a) S-doped epitaxial material grown 3 years ago, (probably contaminated with Cd) (ND
= 5 X 10 15 cm-3).
b) Standard epitaxial material grown under this contract (N D = 5 X 10 16 cm-3).
c) S-doped epitaxial material, counterdoped with Cd(N D = 5 X 10 15 cm-3).
d) Si-doped bulk material (N D = 2 X 10 cm-3).t
The average intensity of samples (a) (in abritrary units) was 19, of sample (b) 50, of sample (c) 12,
and of sample (d) 1. The average intensity measured on sample (b) was highest probably due to the
higher donor concentration. Next followed the intensity of samples (a) and (c) both of comparable
value. The lowest intensity by far was measured on sample (d).
A detailed analysis indicates a similarity between material (a) and (c) as far as the uniformity
and intensity of the cathodoluminescence output is concerned, though the di'fusion length of the
old material was somewhat larger. The bulk material showed an erratic behavior caused by gross
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nonunifornlities in the material, though portions of this material might be superior to the epitaxial
materials. This was born out by the fact that good transistors on bulk material were distributed at
random over the slice. Also, the base diffusion front shows irregularities.
Figure 14, shows that in many cases, the substrate material is not uniform even over the
extension of a single transistor. Adding a compensating impurity such as Cd seems to improve the
uniformity.
3. Dependence of Materials Parameter on the GaAs Ratio
Experiments described in ,-Section II show that for a given fabrication method, the properties
of the material vary widely with small change in the growth conditions. Cathodolurninescence
measurements were performed to characterize the deposited layer. The only other information that
can be obtained is the breakdown voltage measurements which give an estimate of the donor
concentration. Hall measurements are not possible because of the N+ substrate, while deposits on
semi-insulation material cannot be representative because the influence of the substrate materials is
neglected. Though earlier experiments have shown that material from the elemental source reactor
is somewhat inferior from the device point of view, this epitaxial deposition system is the only one
that allows studying the effect of growth conditions of :-rowth rate and quality of the deposit.
In Figure 15, the maximum cathodoluminescence intensity (at high beam voltage) is plo+':ed
versus the donor concentration. Donor concentration was obtained by measuring the point contact
breakdown voltage in several regions. The average breakdown voltage was used to determine the .
donor concentration from published charts. 21
 The numbers next to the measurement points are
referred to in Table II. Accuracy of the donor concentration is not better than ±50 percent.
Nevertheless, the quantum efficiency increases monotonically with the exception of sample 138. So.
far, no explanation has been found for the high efficiency of run 138. It is of interest, however, to
note that the growth rate decreases monotonically with the decreasing arsenic control temperature
with the exception of run 138.
The quantum efficiency is proportional to the ratio of the total lifetime to the radiative
lifetime, or, if the , radiative lifetime is large compared with the non-radiative lifetime, the efficiency
is proportional to the ratio of nonradiative to radiative lifetime. In lightly doped N-type ; naterial,
the latter will be the case. The radiative transitions in lightly doped N-type material are thought to
be due to donor-valence band transition. 22 Consequently, the transition probability will increase
with increasing donor concentration. The quantum efficiency is therefore expected to increase due
to the smaller radiative lifetime at higher donor concentrations. The efficiency, however, increases
only by factor of 20 for a 200-fold increase in the donor concentration. Cusano 23 and Casey24
have found that for donor concentrations larger than 10 16 cm --3 , the intensity increases linearly or
even supralinearly with donor concentration, up to about 10 18 cm —3.
Considering now the diffusion length obtained from cathodoluminescence data, it is found
that the hole diffusion length for most N-type samples is in the 1.5 to 4 µm range (Figure 16).
Earlier measurerr_ nts indicated that this is the case even up to a donor concentration of 8 x
10 1 cm — 3 . Over the concentration range from 3.5 x 10 14 to ar^out 1018 cm-3, the mobility
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drops by a factor of 3. The diffusion length seems to increase slightly Lip to 10 16
 em -3 , then
decreases slightly. This means that the minority carrier lifetime, which has been assumed to be
approximated by the nonradiative lifetime, must increase to 10 16 cm-3 , and then stay about
constant. If this conclusion is co.-rect, the increase in quantum efficiency demonstrated in Figure 15
is due to an increase in the nonradiative lifetime rather than to a decrease in the radiative lifetime.
Another way to explain the reduction of the diffusion length at donor concentrations below
10 16 cm —3 is that the diffusion length appears shorter only because of absorption effects. It has
been observed that the absorption coefficient of the energy at the peak of the emission increases for
Wile I1. Properties of Vapor-Phase Epitaxial GaAs
(No moping :Source)
Arsenic
Breakdown Net Donor Growth Control Relative Diffusion
Run Substrate Voltage Concentration Rate Temperature Quantum Length
No. Doping Orientation (V) cm	 3 )( -. (µm/h) (0C) Efficiency (µm)
134 Sn (100) 150 3.5 x 10 14 27.0 416 35.5 1.8
135 Te (100) 60 4.0 x 1015 15.0 406 130.0 1.5
136 Te (100) 40 1.0 x 10 16 12.0 396 170.0 4.7
137 Te (100) 30 2.5 x 10 16 6.0 387 480.0 2.3
138 Te (100) 40 1.0 x 10 16 6.8 387 920.0 3.3
140 Te (100) 20 7.0 x 1016 2.4 377 570.0 2.4
I
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decreasing donor concentration in GaAs. This means that a lower donor concentration (10 16 cm - 3
and lower) the absorption length -becomes comparable to the diffusion length. In this case, it is
difficult to perform the quantitative analysis described earlier to obtain values of diffusion length
and the ratio of the non-radiative to radiative lifetime. The electron microprobe was therefore
equipped with an attachment for a monochromator so that only the low energy portion of the
spectral distribution, which is not so much affected by absorption, was recorded. The quantitative
analysis has not been performed yet. 	 -
For comparison, we have shown results obtained earlier:
•	 Earlier runs with the same reactor (sample No. 2)
•	 Runs with the ha l ide transport system (sample No. 1)
•	 Runs with the water-vapor transport system (sample No. 3)
•	 Tellurium-doped bulk material (sample No. 4).
So far, experience has shown that material with a high quantum efficiency and a high diffusion
length gives better devices. This means epitaxial materials in the lower 10 16 cm - 3 range (e.g.,
sample No. 136) and high deposition rates (e.g., sample No. 138) are to be preferred.
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SECTION IV
DEVICE FABRICATION
A. GENERAL
GaAs transistors have been fabricated with different starting materials, bulk slices as well as
epitaxial slices, different doping materials and different device geometries. Transistors with current
gains up to 300 at 25°C have been fabricated which showed an exceptionally low saturation
resistance, as low as 552. Planar structures have current gains up to 50. Devices with the best high
temperature performance were made from Si-doped bulk GaAs, using a special double oxide
technique for the emitter diffusion. The best of those devices were operated at 340°C, Tile
fabrication yield for these transistors is generally low, probably due to nonuniform (loping of the
GaAs crystals. The limiting factor for high temperature operation is iCEO, while the current gain
for those devices is comparativel^i temperature independent.
B. THE FABRICATION OF MESA TRANSISTORS BY STANDARD PROCESS
1. Base Formation
The GaAs mesa transistor that was used as standard device for high temperature tests i, shown
in Figure 17A. The circular emitter has a diameter of 3 mils.. The mesa size is 11 mils, and the rase
ring has an inside diameter of 6 mils and an outside diameter of 9.5 mils. The size of this dev i .;e can
easily be reduced if required.
The starting material is N-type epitaxial GaAs with a carrier concentration in the 1 to 5 X
10 16 cm- 3 range. The fabrication of this material is described in Section 11-13. The slices are etched
in dilute hot NaOCI, followed by a rinse in de-ionized water and methanol. Several slices are placed
into a diffusion ampoule together with the dopant, consisting of 0.5 mg of Mg 3 Sb2 and 0.3 mg of
As for a 15 cm 3 ampoule. After evacuation to 10- 5 torr, the ampoule is heated to 300°C to expel
any arsenic oxide (A 203 ). The diffusion ampoule then is sealed and placed in a diffusion furnace for
75 minutes at 1050°C. To provide a constant temperature zone across the ampoule during
diffusion, the ampoule is positioned inside an Inconel plug. This procedure also helps prevent
surface erosion due to the condensation of arsenic in colder parts of the ampoule during the cooling
•	 cycle.
The diffused P-layer, with a thickness of 3 to 4 µm, has to be etched back to a thickness of 1.5
to 2.0 pm and a sheet resistance of 500SZ/o. The etching solution consists of 0.7 mole H202 and 1
mole NaOH. The etch rate of this solutiva (0.5 gm /minute at room temperature) has been found to
be limited by the rate of chemical reaction rather than by the diffusion rate of etchant molecules,
i
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yielding a very uniform etching of the whole area of the slice. The remaining thickness of the
P-layer is measured by angle-lapping and sCainifit in diluted HNO 3
 to which some iron has been
added.
2. Emitter Diffusion
The emitter is formed by a planar-diffusion step through holes in a SiO, layer. Directly after
the etch-back procedure, the slice is cleaned in isopropanol and is placed in the TEOS* reactor at
450°C. At this temperature, oxidation of the TEOS takes place, and the produced SiO, )
 is deposited
at a rate of 100 A per minute. The use of 0 2
 instead of N 2
 as carrier gas has the advantage that the
reaction temperature can be lowered from 700°C to 450°C. The lower temperature not only
prevents any arsenic loss and damage to the GaAs surface, but also makes TEOS layers available for
other technological purposes, e.g., covering of already deposited metal layers which would
otherwise alloy at 6000C.
For the emitter diffusion mask, a layer of 3000 A SiO 2
 is deposited. Then the emitter
openings are etched, using standard photolithography. After a short cleaning etch ( 5 seconds in
8-1-1)**, the slice is placed in a quartz ampoule together with 2 mg of Ga 2S 3 , 1 mg of Fe, and mg
of As for a 15 cm 3 ampoule volume and sealed after heating to 300°C. The emitter diffusion takes
place at a temperature of 925°C held for 30 minutes.
3. Metal Contacts
All metal contacts have basically thy, same structure: Ag (80 percent) and In (10 percent) to
which Ge is added as N-type dopant for the emitter contant and Zn is added ^e ?-type dopant for
the base contact. After the emitter diffusion, the slice is covered by a photoresist layer with
openings somewhat smaller than the emitter diffusion openings. Ag-In-Ge is evaporated over the
whole surface while the slice is held at 200°C. Then the ,.)hotoresist is stripped. After depositing an
additional layer, 1500 A of TEOS over the whole slice to give extra protection to the emitter area,
the base contact ring is cut into the Si0 2
 layer. Then Ag-In-Zn is evaporated, and the excess metal
stripped Mom the Si0 2 . Both contacts are then alloyed simultaneously at 610°C in a forming gas
atmosphere. Finally, all remaining Si0 2
 is etched away.
4. Final Processing
To form the mesa area, the slice is covered again with a 1500-A-thick Si0 2
 layer. The oxide is
removed from all parts other than the mesa area. The mesa etch consists of one part bromine and
four parts methanol. Typical etching time is about five seconds. Then the slice is thinned down to a
thickness of about 8 mils. After evaporation of an Ag-In-Sn layer onto the back side, the slice is
scribed and diced. The single transistor chips acv, ^'_!nyed to the eold-plated headers (TO-18 or
* Tetraethylorthosili.cate
**8-1-1: 8 parts H2SO4
I part H2O2
1 part H2O
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TI-LINE) at 610°C ir. forming gas atmosphere. Connections from the base and emitter contacts to
the posts of the header are made in the usual manner using 0.7 mil-gold wire. Finally, the header is
canned in a dry N-, atmosphere.
r. ^?ECIAL FABRICATION RUNS
1. Passivated Transistors (Planar)
Tile technology described above also applies to the fabrication of planar devices, such as shown
in Figure ! 7 (B through D). The base diffusion condition, the etching back of the base layer, the
emitter diffusion, and the preparation of the contacts are the same.
For the fabrication of planar devices, the collector base junction area is not defined by an
etching step, but by a diffusion mask during the base diffusion. It is well known that the masking
properties of a TEOS layer can be improved by adding phosphorus, forming an Si0 2 - P^0 5 glass. A
2500-A-thick layer of TEOS plus phosphorus is deposited onto the GaAs wafer after the wafer has
been cleaned by a slight etch in hot, diluted NaOCI. The phosphorus is added to the system by
passing oxygen through trim ethylphosphate and mixing it o ith tuz TEOS stream. The reaction
temperature is 500G C. Into this layer, bass windows I1 mils in diameter are formed by
photolithography. Also formed is a 2-mm-wide stri lpe used to make four-point probe measurements
at the edge of the slice. Then the base diffusion is mad-, in the same way as that for the mesa
devices, The oxide layer is removed and the slice etched back to a sheet resistance of 500 92 I s and a
base thickness of 1.5 to 2.0 pin. The emitter is diffused as described above through a mask of
sputtered Si0 2 . The .,puttered oxide layer see-ves at the same time as a passivating layer, protecting
the junction areas. Sputtered oxide was found to give better I-V characteristics than dielectrics
deposited by other means. Contact formation is the same as described above.
2. Transistors with Zinc doped Base Region
Magnesium. as P-type dopant was replaced by an alloy of 0.1 percent zinc in gallium.
Twenty-five milligrams of As were added into the diffusion ampoule. The ampoule was heated to
300°C before being sealed off to evaporate, the arsenic oxide. The diffusion (925°C, 6 h) resulted in
a 3.5 arm thick P-layer in the 5 X 10 755 cm 3^ doped epitaxial layer. The layer was then etched back
to 0 - 2 pin. This thickness variation was introduced intentionally in order to obtain devices of
different base thicknesses nn the same , .r,ze. For the emitter, the standard process with Ga, ? S 3 plus
Fe + As was used. Transistors with a current gain of up to 100 were obtained. The temperature
depens'.°nce of the current gain resembled that of MC-diffused base devices.
3. Transistors with Zinc Added to the Emitter
To support the effect of irc-1- which is added to *educe the temperature sensitivity of the
transistors, zinc was added to the emitter dopant. After a standard Mg base diffusion and -tch back,
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the emit'Ler was diffused using Ga 2 S 3 , Fe, As and 0.05 mg of an alloy consisting of Ga plus 0.1
percent zinc.
4. Experiments with Epita ::ai Layer Slices, Grown 2 Years Ago
As a much stronger temperature dependence of transistor parameters were experienced with
transistors built into epitaxial layers grown under this contract than experienced about two years
ago, experiments were performed employing old slices and our standard fabrication process. The
yield of these experiments was generally low. The performance of the devices, however, resembled
that of devices built about two years ago.
5. Experiments Using Si-doped Bulk GaAs Slices and Double Oxide Techniques.
GaAs transistors were fabricated using bulk Si-doped starting material. To evaluate the
influence of the type of oxide mask used during the emitter diffusion, diffe:t,nt kinds of oxide
combinations were tried. To simplify the comparison bulk GaAs, Si-doped to about 3 x 1016
cm 3 , grown in a sealed crystal puller, was used.* After the magnesium diffusion and etchback to 2
pm, the following oxides were deposited on four separate samples.
1) 1000 A of sputtered Si0 2 , followed by 3000 A of TEOS.
2) 1000 A of sputtered Si0 2 , followed by 3000 A of phosporous-doped TEOS.
3) 3000 A of TEOS doped with phosphorous.
4) 3000 A of standard TEOS,
The standard emitter diffusion process with Ga 2 S 3 , Fe, As was employed. Transistors were
obtained from runs 1, 2, and 3. The room temperature current gain was highest fu g -un 2 (-40),
so ticwhat smaller for runs 1 and 3 (-15). Devices from run 1 showed the smallest teri-irerature
dependence of current gain and of I CEO . They are useful up to temperatures of 340°C as discussed
in Section VB.
6. Experiments with S Plus Cd-doped Epitaxial Layers
Because it was thought possible that epitaxial slices which yielded high temperature transistors
two years ago had high background of cadmium doping, slices intentionally Cd-doped were
prepared. Transistor fabrication runs, using standard mesa process as well as double-oxide technique
.resulted in transistors snowing medium current gain and strong temperature dependence.
D. FABRICATION OF DIODES
Chips with several diodes diffused into p-type GaAs are required in the logic gate. Bulk crystal
slices, doped in the high 10 16 cm - 3 range were planar diffused, similar to the standard emitter
process. Different diffu ,,ion times were tried. After complethrig the diodes, the Si0 2
 layer serving as
diffusion mask wa ys etrhec: off in some cases for comparison of the electrical performance of the
* Source: Bell & Howell, Pasadena, Cal.
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devices. It was founJ that diodes diffused for 3 hours at o ► 25°(' and passivated with an oxide mask
gave lowest leakage curn • nts. For a 4.5 roil ^ di" 1 1e. the leakage current at 1 volt was below 10 - I 1 A.
ttcr the device was heated to 280 0 ('. the 5'(' !eakage :Urrent was still about 10 - 1 i A.
E.	 Field Eftect Transistors
To compare experimentally both types of devices, GaAs FL T's were fabricated. GaAs bipolar,
transistors are inherently more temperative sensitive than field effect transistors. Due to a relatively
uncomplicated technology, the Schottky-Barrier-gate approach was chosen. Figure 18 shows .,ie
geometry of the device. The fabrication process was as follows:
The epitaxial laver was grown in the reactor normally used for bipolar transistor slices. The
substrate was ( 100)-oriented, chro;niu111-d0ped, semi-insulating GaAs. The epitaxial layer was
Si doped (— 3 X 10 1 5 cm- 3 )
 
amd about 1 µ in thick, as found by angle lapping and staining. The
doping love! of the grown layer can only be estimate) from a two-point probe breakdown voltage
reading, but can ne calculated from data of the completed devices and from Hall measurements.
After a short cleaning etch in 	 EDTA* and HF, Ar;-Ln-Ge (80-10-10) was evaporated
over the whole slice. Source and drain areas were defined by etching the excess metal, and the
* Ethylene Diamine Tetraacedic Acid
Figure 18. GaAs FET Structure (Gatele ►►gth, 10 µm; Length-to-Width Ratio, 275)
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contacts were then alloyed at 610°C in forming gas. The complete slice was then covered by a
3000 A thick layer of S'0 2 , deposited by low-temperature oxidative decomposition of TEOS.
After removing the oxide and the n- epitaxial layer outside the active device area by a KMER and
etching step, the gate area was opened. Then the exposed GaAs surface was cleaned with EDTA,
and Mo-Au evaporated over the whole slice. After stripping the excess Mo-Au and opening the S'02
at the bonding areas, the slice was lapped to a thickness suitable for easy scribing and breaking. The
chips were mounted on TO-18 headers or in high-frequency TI-LINE microwave packages and were
canned under dry nitrogen gas.
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SECTION V
DEVICE MEASUREMENTS
E"rL. REVERSE LEAKAGE CURRENTS
1.	 Diffused Junctions
The reverse collector-base leakage current of GaAs transistor is shown in Figure 19. It can be
seen that at low reverse bias the leakage increases rapidly, while at higher bias (for not too high
temperatures) the leakage current does not change much with temperature. This weak temperature
dependence suggests some sort of tunnel current. At present there is no theory that describes
quantitatively the leakage current in GaAs in any temperature range. We have considered internal
field emission as a possible explanation for the excess leakage current. Ire a paper by Dumin and
Pearson25 , an expression is given which is particularly derived for semiconductors with band
minimums at the (000) point in k-space, such as GaAs. This equation can be written as
B'
I = A' (V i - VA ) e E (18)
where
(mef;),/, F- 3/2	 (19)
2^2 01'
and E the bandgap, meff the effective tunneling mass and E the electric field. We measured
the capacitance C per unit junction arc-,a as a function of voltage. The maximum field of a graded
junction can be calculated to to
3 (V' - VA) C
Emax = 2	 F
Where Vi is the built-in voltage and Va the applied voltage.
A plot of In I/(V 1 VA) versus 1 /(Vi- VA)C should give a straight line. Using GaAs data one calculates
13'  = 1.7 x 10 7 V/cm. A plot of the data of Figure 19 for 25° C resulted in a straight line for higher
voltages, however with a slope corresponding to B' _ 2.5 x 10 5 V/cm. This discrepancy can be
explained in the following ways:
t
(20)
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First, in calculating the e lectric field the area of the junction was used, thus giving an
average field. In our model, we assume that the current is a consequence of localized high
field regions, so that the actuaj I'Tid can be much larger.
Second, according to Franz 26 , an equation with the same exponential dependence like
Equation (18) is obtained if one considers not interband tunneling but tunneling from
impurity levels into the. conduction band. In this case, the bandgap is replaced by the
activation energy of the impurity. Both effects can be sufficiently large to explain the
discrepancy.
It is of interest to point out one other property of this junction. Since due to the lower value
of B' a tunnel mechanism dominates already at relatively low voltages and the resulting current is
originated in small areas close to the surface, no appreciable multiplication of field generated carriers
is expected. Measurements' of the multiplication factor, defined as the photo current at a given bias
divided by the photo current in the bias independent voltage region, showed a very low
multiplication, between 1 t.nd 2. At low voltages, we find that the current is due to another
mechanism. The current increases rapidly with temperature. A plot of the logarithm of the current
at constant voltage versus the reciprocal temperature yields an activation energy close to the half
bandgap of GaAs. It seems possible that carriers tunnel into levels within the forbidden gap and
then are thermally excited.
After prolonged heat treatment at 400°C for several hours, the junction degrades. We find that
the constant B' has not changed. The factor A', however, has increased by about one order of
magnitude. This means, that the mechanism by which the carriers are produced stays the same;
however, the number of centers participating in the internal field emission has increased. We believe
that all of the cutTent in the temperature range were field emission dominates 'originates at the
surface. Etching the surface reduced the leakage current to about the starting value prior to the heat
treatment. The leakage current at high bias and low temperatures is caused by field emission at the
periphery of the junction. At high , temperatures and . low bias, the current is a result of bulk
generation current via levels in the forbidden gap. At medium temperature and medium bias, the
current results from a combination of both processes and is hard to predict in detail.
a
2. Solution Grown Junction
Since diodes are required for the proposed circuit and since work oil
arnphot'rically doped P-N junctions showed that these diodes have properties different from those
of all other GaAs P-N junctions, the reverse leakage currents of solution-grown junctions were .
studied. The technique for fabricating these junctions is described in Section II.
In Figure 20, the reverse-leakage current I R, of a solution-grown diode is plotted versus the
reverse bias for various temperatures (dashed lines). The leakage current at room temperature is too
low to be measured with the present equipment. A plot of In I R/T3/1, versus the reciprocal
temperature yields an activation energy of 0.72 eV. The band gap at 0°K is 1.53 eV, so that the
generation center responsible for the leakage current appears close to mid-band. Extrapolation to
4000 C shows that the leakage current is 140M A for a diode area of 2.9 x 10 - 4 cm 2 . Extrapolation
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'	 a
to low temperatures, yields a leakage current of 10 - 11 A at 25° C. All measurements were made at
- 1 V. The le, Aage cun ,ent, particularly at the higher ten-.:peratures, increases as V 1 In where 2 < n <
3 as predicted by Sah et al. 27 The breakdown of these diodes is not due to internal f eld emission
(Zener breakdown), but to an ?valanche process. Solution-grown diodes yielded multiplication
factors of M = 20, as shown in Figure 21, where l /M is plotted versus reverse bias. As predicted by
Shockley 28 , 1 /M extrapolates linearly to the breakdown voltage of 29.5 V. The ionization
coefficient a was calculated from
1 M
a = 0.4 W
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Figure 21, Reciprocal Multiplication as a Function of the Reverse Bias for
Solution-Grown GaAs Diode
where the space charge width W is obtained from capacitance measurements. At the highest voltage
measured ( 28.5 V), the ionization coefficient was 2.65 x 10 4
 cm -1 . In Figure 22 the quantity
a/Emax 1s plotted sernilogarithmically versus 1/Emax giving a straight line, as predicted by
Shockley'-, theory. Here Emax is the maximum junction field,
Emax T 1.5 - VR + VW
	 (21)
where V i
 is the built-in voltage a7d V R
 is the reverse bias. The factor 1.5 applies since capacitance
measurements show that the junction is graded and not a step-junction. The impurity gradient was
found to be 3.6 x 1021 cm _. 4 , and V i = 1.27 V. Also shown in Figure 22 is a plot that shows In a
as function of 1 /E2 max, This plot should give a straight line if Wolff's 29 theory ap flies. Obviously
the experimental results speak for Shockley's theory. Earlier work of Logan et a1. 30
 had yielded
evidence that Wolff's theory would apply for GaAs P-N junctions.
All measurements made so far on solution-grown diodes show that solution-grown GaAs P-N
junctions follow laws and equations derived from silicon diodes. This applies also to studies of the
forward characteristics. A value of n between 1.5 and 2 in the exponent of the diode equation
V
I = Io
 exp nkT
	
(22)
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Figure 22. Ionization Coefficient for GaAs as a Function of the Electric Field According
to Shockley's and Wolfrs Theory
was found between 77'C and 25°C. Generally, GaAs diodes exhibit much l,rger apparent values for
n, due to contributions from temperature-insensitive tunnel currents. In the sense that silicon diodes
can be considered as "normal," solution-grown GaAs diodes were the first observed that behaved
normally.
While solution-grown diodes, as grown, behave normally, the degradation mechanism se-ems to
be similar to that found in other diodes. In Figure 20, the leakage current (solid lines) is shown after
heat treatment. The leakage current has increased by two orders of magnitude and is strungly bias
dependent. In Figure 23, the reverse-leakage current divided by the sum of reverse bias and built-in
voltage is plotted versus a quantity that is proportional to the reciprocal of the electrical field. That
is done to determine if the breakdown is due to interband tunneling as discussed above. The solid
48
Report No. 03-68-26
-5
10
x
10 	 x x	 398 ^K
x	 x^1
X x
u
10
>	 ®	 O
^	 U
®	 335 K
-8
10
298 0K
	
B = 1.7	 107 V/0M	 Q
0 O
-9
10
0	 1	 2	 3	 4	 5	 6	 7	 9 10
C1 / (Vi -VR)c1 CV-1 F-1l
S C 1 0 1 8 7	 J
Figure 23. Reduced Reverse Current as a Function of Reciprocal of the
Reduced Electric Field for a Solution ("sown Junction
line in Figure 23 represents Equation (18) with the correct value of 1.7 x 107
 V/cm for B'. The
theoretical curve approximates the curves in the breakdown region very well, in contradiction to
earlier results where we found a value for B' about a factor 1/70 too low. The fact that the
breakdown can be described by Equation (18) means that most of the current is due -to tunneling
from the valence band to the conduction band. Since the field measurements are based on
measurements of the capacitance-per-unit junction area, the results further mean that the total
junction area participates in this conduction meachanism rather than the periphery area only, as had
been concluded from measurements on diffused junctions in vapor phase epitaxial material. Etching
of the surfaCle is therefore not expected to reduce the leakage current in degraded solution-grown
diodes. This conclusion has been supported by experimf;nts. One explanation for the increase of
leakage current is that metallic precipitations were introduced — probably along dislocation lines
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during the aging process. At love bias and high temperature, this current is mostly due to
space-charge generation of the type ready present before degradation. Though this current also
increased, the relative increase of the leakage current was less at higher temperatures than at lower
temperatures and also less at lower voltages than at higher voltages.
Summarizing the results for all investigated junctions, we concluded that the leakage current
density at 400 °C is at best about 0.5 A/cm 2 . Degradation of diodes protected with Sio ) or
unprotected, both in air and in dry nitrogen, takes place after prolonged heat trzatment at 400°C.
The main reason for th-e increase of leakage current can be sought in the introduction of centers
that lead to tunneling phenomena either at the surface or in the bulk.
D. DC CHARACTERISTICS
In this section, we will compare the DC-characteristics at different temperatures of transistors
fabricated from different GaAs materials, epitaxial slices and bulk slices, using different
technologies, as described in the device fabrication section. The best high temperature transistors
built so far were fabricated under another contract about 2 years ago. A few of those devices were
still available, and they were evaluated to be compared with recently built devices. It appears to be
difficult to combine good 25'C-performance, that is high current gain and low saturation voltage,
with weak temperature dependence-;. The devices also differ in the current dependence of the
current gain. Let us discuss first the best 25'C transistors. Figure 24 shows the current gain versus
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Temperatures (New Device)
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collector current for different. temperatures. This device was made by the standard-mesa-process,
using a Sn-doped epita.ial layer. Table III summarizes typical values for these transistors.
Table III. Typical do Characteristics of Good 25°C - GaAs Transistors
hffee 30 to 75
BvCBO 70 to 100 V
BVEBO 10 to 14 V
BVCEO 50 to 100 V
R E 5 to lon
VCE(sat) at 5 mA 0.15 to 0.25 V
rCb 1.4 to 1.7 pF
Cob 0.7 to 0.8 pF
The devices had current gain down to the nA region. The current gain increases as the square
root of collector current, as predicted for a transistor which has in addition to the difflision current
component a recombination current component proportional to exponent of V/2 kT. The current
gain levels off at values in the order of 100 at 1 mA. The reverse current gain increased from 1 at 10
nA to 17 at 0.2 mA also following a square root dependence. In Figure 25, the current gain of
different transistors is plotted versus the reciprocal temperature. Device Y7-2 is the device being
discussed now. 'Phis current gain exhibits an activation energy of 0.2e" Since the reverse current
gain followed the same activation energy, it was concluded that the properties of the base region are
changing with temperature rather than the emitter properties. Since the current gain is proportional
to the square of the diffusion length, and the diffusion coefficient does not have an exponential
temperature dependence, the lifetime seems to decrease with increasing temperature with an
activation energy of 0.2 eV. Strong temperature dependence of the current gain is observed even at
the lowest current levels. At very low currents, the Fermi level for the electrons is close to that of
the holes. The recombination cross section for electrons is dominated by deeper-lying levels only if
the baf.: region is he,_ , '1y compensated. One of the possibilities for base region compensation is the
presence of oxygen3l-y2 It is possible that the advantageous effect of iron, on frequency
performance and temperature stability, is due to a compensation of oxygen. Sulfur from the emitter
diffusion also has a compensating effect on the base region.
Direct evidence that the strong temperature dependence is connected with the degree of
compensation is found by comparing transistors fabricated on tin-doped and on sulfur-doped
epitaxial material. In Figure 25, all devices, except those fabricated on Sn-doped epitaxial layers,
show that the temperature dependence is determined by the 0.2eV level only at higher
temperatures. The ,iifference between the transistors is that after etch back of the hale layer to the
required 2 µm thickness, the sheet resistance was in the order 700 0/0 for the tin-doped layers, and
as low as 250 WEI for the other material. The likely explanation is that such behavior is due to the
amphoteric nature of tin. Combining the charge-balance equation and the equation describing the
distribution of tin atoms between acceptor and donor sites, one finds that diffusion of an acceptor
such as Mg forces tin atoms into donor sites. Thus, a compensating effect can be expected for
Gioup IV elements but not for Group VI elements. The assumption is made in this explanation that
the P-layer is extrinsic to begin with t the diffusion temperature. The intrinsic carrier
concentration at 1050°C is 8 x 10 16 cm_? while the surface concentration of Mg is about 3 x
10 17 cm - 3 after etchback. Therefore, we can expect partial compensation of the base layer.
s
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Figure 26. Current Gain versus Reciprocal Temperature for Devices using
Different Crystal Material and Technology
Let us discuss now the performance of a high temperature transistors, built two years ago,
using standard mesa process. Current gain versus reciprocal temperature for such a device (No.
K- 1-1 -36) is shown in Figure 25. With rising temperature the current gain increases to a maximum
value at about 190°C, then starts to decrease. Above 190°C, the gain decreases and approaches the
saute slope as all other devices, i.e., an activation energy of 0.2 eV.
In Figure 26, the current gain for this device is shown as a function of current for various
temperatures. It can be seen that the current gain is relatively independent of both current and
temperature. The absolute value of current gain is low, in the range of 10 to 20. The fact, that the
current gain does not decrease at higher currents (caused by conductivity modulation) and is
typically lower than in devices such as represented in Figure 24, indicates that the base region is
s x'
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Figure 26. Common Emitter Current GaL, versus Collector Current for Various
Temperatures (Old Device)
more heavily doped. As suggested earlier, cadmium background doping might be responsible for the
higher temperature stability of transistors built on this material. This observation certainly could tie
in with the previously mentioned findings. Also, the fact that iron doping improves the temperature
stability in certain types of materials is in agreement. As already mentioned, the reverse current gain
follows the same square-root relationship of the collector current. Furthermore, the temperature
dependence of the reverse current gain is very similar to the forward current gain. These are
indications that the p-region is the determining element. Experiments on silicon devices33
 have
shown that the exponential increase of currant gain with reciprocal temperature is related to an
increase in °mitter efficiency. In this case, the band gap on the heavily doped emitter side is smaller
than the band gap on the p-region, and the forward current gain can be sho p
 in to increase in the
observed way. Since the low-doped collector does not exhibit any band gap shrinkage effect, the
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► everse gain of silicon transistors is relatively temperature-insensitive. N-type GaAs generally has a
higher band gap than p-type GaAs because of the overlap of the acceptor impurity band and the
valence band. This could qualitatively explain why both the forward and the reverse current gain
decrease with temperature. Quantitatively, the concentration of the acceptors in the base regions is
not high enough and the activation energy is too high to explain the decrease in current gain due to
a decrease of the emitter efficiency.
There is another reason for ruling out as emitter efficiency influence. In Figure 24, the current
gain is shown as a function of current for various temperatures. A detailed study shows that the
current gain decreases with about the same activation energy, even at very low currents. In this
range, the current gain increases roughly as the square root of the collector current, indicating that
a " kT current is responsible for the drop-off of the gain. Let it be assumed that the emitter band
gap is E E , the bass: band gap is Ep, and the temperature dependence of the 2 kT leakage current 11
has the form
EE+ EB q V
	
4 k T	 kT
1 1
	
= K1	•e	 • e
while the hole and electron current I h e may be given by
	
_ E E.	 B	 q VV
	
kT	 kT
I h.e - Kh.e ' e	 e
where
V = the applied voltage
Kh. e. I = temperature independent coefficients
kT = thermal energy
Tile emitter efficiency for an N -P-N transistor is then given by
{t
(?3)
(24)
One sees that at low currents (small voltages), where the emitter efficiency is small, the temperature
dependence of emitter efficiency is completely different from that at higher cur, • -nts, in
contradiction to the observed results. The temperature dependence of the current gain is therefore
thought to be determined by the base transport factor.
For any high-temperature application of such a transistor, the leakage, current is as important
as the current gain. In our nand-gate, ICEO must be below 5 x 10 - 4A. In Figure 27, 'CEO is
plotted versus the reciprocal temperature for different types of GaAs transistors. As can be seen by
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a comparison of Figurm 25 and 27, ICEO appears to be the factor limiting the high temperature
operation, rather than the current gain. This is born out in the 400°C data shown in Table 1V. The
performance of a GaAs transistor and function of temperature is given in detail in Table V. The data
refer to device Ae 5-1 o" Figure 25 and Figure 27.
From the Ebers-Moll equation, one finds that the emitter-collector leakage I CFO is a factor
I/ 1-ce larger than I CBO , the collector-base leakage. The quantity a is the common-base current gain.
Both for stripe geometry and for circular geometry, where the emitter is completely surrounded by
the base contact, devices showed ICEO to ICBO ratios of only 1 to 3 at all ,temperatures. This can
be explained by the very small current gain of the GaAs Transistors for collector currents in the
order of ICEO-
Table IV. Performance Data of GaAs Transistors of 400°C
Device
No.
Current Cain
(25 ^C)
Current Gain
(40)11 C
Leakage Current, ICEO
(4000)
A05  No. 28 30 4 6 mA
A06 No. 42 20 4 8	 niA
A06 No. 44 30 7 6 mA
Agt No. 51 154 6 14	 mA
Ag1 No. 55 105 4 7	 mA
Ag1 No. 51 62 6 2.2 mA
Table V. Performance of a GaAs Transistor as a Function of Temperature
Temperature
( 0C) Currer	 Gain
Leakage Current
0	 )
CEO
25 6.4 10-5 mA
80 13 3X 10 5 m
120 14 3X IC 4 m
180 12 4X 10-3 mA
220 11.5 3 X 10-2 mA
270 11 0.1	 mA
320 9.5 0.3	 mA
340 9 0.5	 mA
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C. LARGE SIGNAL CHARACTERISTIC
The switching characteristics of GaAs transistors at various temperatures have been tested
using the circuit of Figure 28. This basic circuit is frequently used to discuss and calculate general
transistor switching characteristics. In this discussion, it is assumed that the input current is initially
zero. For an input drive sufficient to saturate the transistor, the total switching transient can be
described in terms of four switching times: delay time, td ; rise time,tr ; storage time, t s ; and fall
time, tf. The following conventions describe these terms:
Vcc
o.o1µF
1K^
5KS2
VOU r
VIN
5 1S2
SC09 155
Figure 28. Test Circuit for Pulse Measurements
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1) t d - the time it takes for the collector current to increase to ten percent of its final
value after the input pulse is applied.
2) t r - - the time it takes for the collector current to increase from ten percent to ninety
percent of its final value.
3) is - the time it takes for the collector current to decrease to n;.,,;ty percent of its
maximum value after the input ends.
4) tf - the time it takes for the collector current to decrease from ninety to ten
percent of its maximum value.
The following expressions can be written to approximate these terms. 34 In these expressions,
rise time is calculated from zero to ninety percent output and fall time from the end of storage to
ten percent output.
tr = Tb Q n llbl/(lbl -0.91cm/hfe )] 	 (26)
i s = T s
 Q n [(l b 1 - lb2) /(l i , s
 - lb2d
	
(27)
t f = Tb Q n r(1 b2 + I cm/hfe)/(lb2 + 0.1 I cm /h fe )	 (28)
L
lb] = vase Current during input pulse
l cm = maximum collector current during pulse
h fe = common-emitter current gain
I b2 = base current turning off transistor
l b^ = base current required to just saturate the transistor
Ts = shortage time constant
Tb = effective lifetime of stored charge
No expression for delay time is included because the complexity of expressions for delay time
exceed their usefulness for current GaAs transistors.
GaAs transitor y switching times have been measured in the temperature range between 25'C
and 400°C. Results for a typical device are given in Table VI, and waveforms are shown in Figure
29.
Table VI. GaAs Transistor Switching Times Versus Temperature
Temperature
250c 10000 120dC 300'C 4000C
td (µs) 0.07 0.07 0.06 0.01 0.01
tr (µs) 0.16 0.17 0.16 0.07 0.06
is (µs) 38.0 6.0 0.16 0.01 0.01
tf (µs) 138.0 10.0 0.42 0.07 0.06
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?00 C
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0
300 C
	
400 C
t 0.1 Ns/DIV	 t 0.1 vs/DIV
INPUT = 10 V/DIV
OUTPUT'- ? V/UI V
Figure 29. Common Emitter Pulse Measurements at Various Temperatures
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The dominant switching time component at room temperature is fall time. Fall time decreases
sharply with temperature, so that for temperatures greater than 200°C the sum of all four switching
time components is less than one microsecond.
Referring to Equations (26) through (28), the base current after the input pulse ended, I b2 , is
zero for GaAs transistors. The times recorded as storage time, t s , in the table are not related to
ordinary minority carrier excess charge stored in the base as in silicon and germanium transistors.
That charge is stored is apparent from the long fall times at lower temperatures. In silicon and
germanEurt transistors, the collector current and base voltage remain constant for some time after
the input pulse ends; then they decrease rapidly to zero as the input pulse ends and increasing base
drive past the edge of saturation has little effect. According to Equation (28), with I b l- = 0 fall time
reduces to
t f = 2.303 Tb
and the ratio of fall to rise: times is
tf = - 2.3U3
tr
0.9 lcm
^n	 1 -
h fe - Ib I
For
h fe = 15 and I cm = 3
lb]
Equation (28) prod;
tf
t = 0.46
r
which is clearly wrong. When I b2 = 0 and the devices are not saturated and I cm = hfelb1, the
equations predict t f
 = t  = Tb
The rapid decrease of the fall time between 25°C and 300°C follows an exponential law.
Although no satisfactory explanation is available, charge storage related to trapping centers is the
,Lrspected source of the long fall time at lower temperature. A semilogarithmic plot of the reciprocal
of the fall time versus the reciprocal temperature yields an activation energy of about 0.4 eV in the
above temperature range. This can be interpreted as the activation energy for releasing charge from
a trapping center about 0.4 eV below the appropriate band. It is suspected that oxygen, which
introduces such a level in GaAs, is responsible for the long time constant.
D. FIELD-EFFECT TRANSISTORS
Low-frequency data of GaAs FET's between 25°C and 345°C ambient temperature, were
taken with the curve tracer. Transistor characteristics are shown in Figure 30. Because of the high
60
(a) T = 25 °C
tc) T =150 7 C
(e) T = 270 "C
(b) T•75 0C
(d) T = 225 °C
(f) T =345 °C
R,-I,()rt No. 03-0,',--,()
SC 14426
j
Figure 30. GaAs FET Characteristics at Different Temperatures
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saturation current of 94 mA, the actual temperature might have been considerably higher than the
measured case temperature. Due to nonuniformities of the epitaxial layer in thickness and/or
electrical properties, the saturation currents of the devices differed from I mA to 100 mA. Usually,
for more thickly grown epitaxial layers, the thickness does not differ by more than 10 percent;
however, this must not be necessarily true for 'these extremely thin layers. A nonuniform loping
could be caused by out-diffusion of impurities from a substrate crystal. Our device was selected
because of its high transconductance ( 19 mmhos at 25°C). The temperature dependence of the
mobility for that doping level, (µ	 Tr 1.4 ), and the temperature dependence of the heat
conducti', ty (k 1/T) is sufficient to explain the decrease in transconductance from 19 to 6.7
mmhos between 25° and 345 °C. Furthermore, the gate leakage current increased, and the
unmodulated part of the source drain current increased to about 1.3 mA.
After cooling to room temperature, the low frequency data were the same as before the
experiment. This is remarkable because the actual chip temperature probably exceeded 400°C. The
weak dependence of the transconductance on the gate voltage at low voltages suggests an
appreciable series resistance between source and gate. Changes in the device geometry are planned
to reduce the series resistance, e.g., by using a thicker epitaxial layer between the gate and source
and reducing the thickness of the active gate area only.
Fcr the device in Figure 30, the properties of the expitaxial layer were estimated in several
ways. From the slope of a plot 1/C 2 versus gate voltage for low voltages one finds N D = 3.5 X 1015
C111-
 3.
W
gnu = L • q µ N
where
(29)
gm = transconductance (measured)
W/L = gate width-to-length ratio
µ = carrier mobility
q = electron charge
N = carrier concentration
a carrier mobility of µ = 8000 cm 2/Vs is found
junction FET's:
The following relations.^ip holds for conventional
IDP = 1 DSS ( 1 - VVp (30)
where
I DP = pinch-off drain current
1 DSS = drain -source saturation current with the gate shorted to the source
Vgs = gate-source voltage
VP = turn-off voltage
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Plotting
IDP versus (1 -	 9s )2
IDSS	 V 
gave the expected straight line, when V p = 11.6V was used. This statement is equivalent to the
following statement that the figure of merit for the nonlinearity of the forward transfer
characteristic M has the value
V
M =^ 2
	
(31)=
DSS
which is typical for a spike profile rather than a uniform profile.
The y-parameters of some units, mounted on TO-18 headers, were measured (using a General
Radio bridge) at 200 MHz, 400 MHz, 1000 MHz. At 1000 MHz the TO-18 header is no longer
useful, due to lead inductivities and high capacities. Positive imaginary parts of y 12 indicated that
the device was oscillating.
The 400 MHz data of a device were:
y 1 1 = (2.0 +j 9.2) mmhos
y 12 = (0.2 -j 3.0) mmhos
Y21 = (10.0 - j 7.4) mmhos
Y 22 = (2.8 +j 6.0) mmhos
for the following operating conditions:
VSD = 4 V, 1 SD = 15 mA, V SG = -0-14V
From these results it is possible to calculate	 gm	= 12.5, which is about the low-frequency
value.
The matched power gain was ca.ltulated using the following equation:
' Y 21 - Y121
PG = 4 (Rey,, • Re Y22 - Re Y 12 ' Fp y2l)	 (32)
For the cited values of the y-parameters, one obtains PG= 8.0. However, as both products in the
d nominator are of comparable magnitude, the error can be large. The dependence of g m at 400
MHz on Vgs is similar to that at 120 Hz.
s
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SECTION VI
DEVICE STABILITY
A. BASIC LIMITATIONS ON STABILITY
Studies were performed on the rediffusion of emitter and base regions at a temperature of
500°C. Samples were diffused at first with magnesium, then with sulfur, under conditions identical
to those used for transistor fabrication. Emitter and base junctions were measured for reference
purposes. All samples were scaled individually in ampoules and placed into 500'C test furnaces. At
square roots of time intervals of about 8.5 (hours)1 2, samples were removed from the furnace and
the junction depths remeasured. The base layer had advanced from 2 µm to 2.8 µm after a diffusion
of 108 days. An estimate for the diffusions constant is obtained from
D 2 = 42 (x2 2 - X12 )
	 (33)
where
x 2 =junction depth after second diffusion at 500°C
x 1 =junction depth after first diffusion at 1100°C
t 2 = diffusion time for second diffusion at 500° C
D 2 = diffusion constant at 500°C
The diffusion constant for magnesium at 500 C obtained in this way is 2 X 10 -1S cm2/s.
High-temperature diffusion experiments, performed earlier in this laboratory, yielded an activation
energy of 2.7 eV and a value for D o of 2.6 X 10 -2 cm 2/s. The diffusion constant at 500'C,
extrapolated fron, these data is 7 X 10-20 cm 2/s, and is more than four orders of magnitude too
low.
One possible explanation is that the observed change is not due to a diffusion process but to an
" in-site conversion of neutral species into acceptor-type impurities within the crystal. The source of
such neutral species can be sought in the concentration of electrically inactive sulfur introduced
during the emitter diffusion process. In Figure 31, the circles indicate the distribution of sulfur
atoms in depth as determined by radio-tracer measurements. The sulfur was diffused into an
Mg-diffused layer so that the resulting N-P-N regions were similar to those in transistors. The sulfur
distribution profile exhibited two diffusion fronts. The slow-diffusing portion had a surface
concentration of 1 X 10 19 cr.- 3 , which is a factor of about 5 higher than the electrically active
sulfur. The fast-diffusing component, however, has not been observed as yet. The surface
4
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concentration of this component was 1.4 X 10 17 cm -3 , and the diffusion constant was 5.6 X
10- 11 cm 2/s. Both profiles follow complementary error-functions (solid lines in Figure 31). Auto-
radiograms have shown no evidence of localized diffusion. Results i iicate that all regions of the
transistor, including all of the N-region, are dominated by the sulfur diffusion. The diffusion tail
does not contain sulfur on acceptor sites since no conversion of the collector region is observed.
Sulfur is absent on donor sites also, at least above a concentration of about 10 16
 cm" 3 , since the
junction depth in low concentration P-type material is given by the electrically active portion of the
fast-diffusing species. The electrically active impurity distributions in the emitter, base and collector
region are indicated in Figure 31 by the dashed lines. To explain the unexpected high-diffusion
constant for Mg, it is conjectured that a portion of the electrically inactive sulfur changes sites, or
forms a complex, with the result that the acceptor concentration in the base-collector region
increases. Since the inactive sulfur concentration is greater at the base-collector junction than it is
deeper in the collector region, and since the background-acceptor concentration due to the
magnesium diffusion is higher at the base-collector junction, a type conversion appears at first on
the N-type side nearest the collector junction. This has the effect of an apparent out-diffusion of
the base region.
Measurement of the emitter-base junction, by staining techniques, have shown no evidence for
a widening or narrowing of the emitter regio n . Measurements of the sulfur distribution profile using
radio-tracer techniques show, however, a loss of sulfur (see Figure 31) after a diffusion of 77 days at
500'C. The mechanism by which the sulfur concentration was reduced has not yet been
determined. Diffusion of the sulfur into the bulk can be excluded because of the low concentration
measured beyond a depth of 20 pm. Out-diffusion to the surface is possible, since the surface
concentration was found high anomalously, perhaps due to the formation of a gallium-sulfur
compound at the surface. Since the concentration gradient is directed away from the surface, sulfur
atoms cannot diffuse to the surface in their neutral state. Acceptor type sulfur atoms could diffuse
to the surface, aided by the electric field of the electrically active sulfur concentration in the
emitter. More studies are necessary to determine the reason for the change in the total sulfur
concentration that comes with long-term, low-temperature heat treatment.
Summarizing the 500°C diffusion results, we conclude that the electrically active emitter
region stays constant over a period of at least 108 days within the limits of accuracy of the
measurement technique, which is 0.1 gm. The base region widens at a rate which corresponds to a
diffusion constant of 4 to 5 orders of magnitude higher than expected from extrapolation of
high-temperature magnesium diffusion data. The total sulfur concentration is higher than the
electrically active impurity concentration in all regions of the transistor. An in-site conversion of
these neutral sulfur atoms has been assumed to explain the changes in the base layer . At this point,
it should be mentioned that a similar effect could also explain the conversion of the N-type
collector discussed earlier. During vapor-phase epitaxial deposition, out diffusion of neutral species
from the substrate can occur with subsequent conversion at the diffusion temperature. At the same
time, it can be assumed that the electron concentration in the epitaxial substrate is much smaller
than the total tin or sulfur concentration in the substrate. Both effects would lead to a
concentration of neutral species much higher than deduced from electrical evaluation of the
epitaxial collector material. Based on these results, it is recommended that present state-of-the-art
GaAs devices are not used at operating temperatures of the junction close to 500°C when long term
stability is required.
r""
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Pi. DEVICE STABILITY
To determine the stability of devices, 15 transistors were stored at 300°C, with no bias applied.
The collector-base current, the current gain at different collector currents (10 - to 10 - 3 A) and
the emitter base voltage at different collector currents were measured at 25'C, between storage
times. The total storage time added up to 225 hours. The collector-base leakage increased about 30
percent. The current gain data did not show changes that exceeded the data spread of about 20
percent. The emitter-base voltage did not change either, so that no indication was found for severe
deterioration under those stress conditions.
Devices from the fabrication run using sputtered Si0 2
 followed by phosphorous doped TEOS
were operated at 300°C while under bias. The 300°C-performance of the devices was checked first
and devices with insufficient current gain were rejected. DC-data and f T
 were measured for each
device before and after 200 hours at 300°C. The bias conditions were UEC =__ 5 volts, l E = 1 mA.
Out of six devices tested, one passed unchanged. The other devices had an increase in I EBO and a
decrease in the emitter-base breakdown voltage. The collector-base and collector-emitter leakage
currents and the collector-base breakdown voltage remained unchanged. Three transistors had a
lowered current gain; in three cases, the emitter-series resistance increased appreciably.
a
4,.
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SECTION V11
CIRCUITS
A. GENERAL	 e
Several variations of a basic NAND gate have been investigated. Based on estimates of
reasonable worst-case limits of GaAs transistor current gain, junction voltages, and leakage currents,
a tentative circuit was designed. Diodes required for the circuit were designed and developed.
Samples of discrete transistors and diodes were tested in a breadboard circuit. The basic NAND
circuit was redesigned to increase noise margin, thick-film ceramic wafers were designed, and
circuits were assembled and tested.
B. CII;CUIT DESCRIPTION
The basic NAND gate was selected for design and fabrication because it is a common logic
circuit, and because a relatively wide distribution of device characteristics is acceptable. The NAND
function is obtained when the output voltage is low for all input voltages are high. If any
input voltage is low, the output voltage is high.
Two transistors are used in the circuit to provide adequate circuit gain to drive a load
consisting of at least three similar NAND gates. Depending on the characteristics of the circuit
elements, several variations of the basic circuit can be used. "file basic circuit is shown in Figure 32.
Terminal R I is connected to either terminal VCC or terminal C I depending on the values of circuit
resistance obtained. Diode D 3
 can be short-circuited internally before a device is canned, if the
base-emitter voltages of Q, and Q 2
 are large due to high base resistance. The layout of metallized
lines and thick film resistors is shown in Figure 33. Both ends of each circuit resistor are available
for external resistance measurements. In addition, the same metal pattern can be used with discrete
external resistors, such as glass-encapsulated, carbon-film resistors.
C. CIRCUIT OPERATION
The high and low output voltages of the circuit are provided by control of transistor Q 2 . When
Q2
 is off, the output voltage is high. Q 2 is driven by Q 1 . Transistor Q, is never biased to cutoff.
When the input voltage is low, Q I is biased into its normal active region. When the input voltage is
high, Q, is biased to saturation. Diodes D I and ' D 3 are always forward biased. When the input
voltage is small, the emitter junction of Q2 is reverse biased because the voltage at the base of Q 2 is
fixed by the sum of the input voltage and the voltage across one of the conducting input diodes,
minus the sum of the junction voltages of D I and D3 and the emitter junction of Q 1 . With the
emitter junction of Q 2 reverse biased, the collector current of Q 2 is nearly zero, and the output
voltage at the collector of Q 2 is approximately the supply voltage, V CC . Diode D 2 is reverse biased.
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Figure 32. Basic NAND Gate Circuit
When the input voltage is high for all input diodes, diodes D A, DB and DC are reverse biased.
Transistor Q, conducts more current, and the voltage at the base of Q 2 rises above zero. Q 2 starts
drawing base current, causing collector current 'through the load to decrease the output voltage. If
the output voltage decreases to less than the base voltage of Q 2 , diode D ? is forward biased and part
of the available base current for Q 2 is shunted to the collector, The base current of Q 2 is controlled
in this fashion to keep Q 2 at the edge of saturation without extreme overdrive. The switching time
Of Q2 is also enhanced by preventing hard saturation. When the input voltage is decreased., the
output voltage stays relatively constant until D 2 stops conducting, then increases toward VCC.
D. CIRCUIT DESIGN
The design of the circuit with terminal R I connected to VCC is given in this section. Resistors
R 1 and It 2
 are designed in terms of the minimum current gains of transistors Q 1 and Q2 and the
minimum acceptable fan-out number, N, of the circuit. The fan-out number is the ratiu of the
maximum output load current: when Q2 is ON to the maximurn input current when Q 2 is OFF. The
maximum input current is talc=dated from
	
VR I (OFF) ` VCC VDA - VIN
	 (34)
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Figure 33. Layout for Basic NAND Gate
	
VR I(OFF)	 IEII IN = — Rl	 - I + hl~EI
If the gain of Q  is large, the second term in Equation (35) can be neglected, giving
uR 1(OFF)
I I N _
	
RI
el
(35)
(36)
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When all inputs are high enough to turn Q, ON, the relations shown hereafter hold for minimum
gain transistors. Currents throug)i diodes D A , D l;, DC , and D,, are negligible. The collector Current
of Q •, is given by
IQ = 
IR3 + I L	 (37)
where I L is the maximum load current. Other circui± equations are
I L = N I IN (38)
IC,
Ig-, _
hFE^
(39)
I EI = I131 + IR 4 (40)
If it is assumed that Q 1 is not in hard saturation for a low gain transistor, then
[E1
1131
_
 1 + 
II FE 1
(41)
1f3 1
	=
V R 1(ON) (42)
R 1
VR 1(ON) = VCS, - Va I - VD3 - VD I - Vai (43)
These equations can be combined to form
N =
II FE 2 (I + ITE I ) VR (ON)	 -	 R 1 ( IR3 + ITE 2	IR4) (44)
VR 1(OFF)
	 VR 1(OFF)
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Equation (44) is the final design equation. A selection of values for R 1 and minimum equal Ales
for VEI and 11FEI are assumed. From experimental results, with VCC = - V EE = 6 V and R 3 = R4
= 5 k Q, design values are:
VR ](ON) = 2.8 V	 IR4 = 1.33 mA
VR I(OFF) = 4.5 V	 VR2(ON) = 3.1 V
I R 3 = 1.07 mA
Table V gives values of N as a fu.nctio;i of h FE MIN and R.1.
Resistor R i is given by
o-
+k•
Small values for R 1, indicating large values of N in Table V, give large values for the collector
current of Q 2 . Chnosing values for h FE MIN and R 1 which exceed the desired fan-out of three but
demand a reasonable value for I C2 , the following values are obtained:
hFE MIN = 3
R 1 = 3.5 1<2
R 2 = 1.3 kSt
IC 2 MAX = 5.6 mA
A breadboard evaluation of this circuit at 100° C and 270°C gives the characteristics shown in
Figure 34. A 1.2 kR resistor connected between V CC and the circuit output is used to simulate a
fan-out of three. As shown in Figu re 34, an input signal equal to the output of an ON gate will not
operate the circuit (thus giving a safe region of operation), and an input substantially less than VCC
is sufficient for complete switching.
Tnhle Vt_ F'a.n-Out Factor "N"
Assumed ^ falue of
h FE MIN
of h
N (For assumed values
with R	 as indicated)
1 °	 c	 1 =	 c	 ^i^
2.0 1.25 0.83 0.42
2.5 2.51 2.03 1.54
3.0 4.09 3.53 2.97
3.5 5.98 5.35 4.71
4.0 8.18 7.47 6.76
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Figure 34. Characteristics of Modified NAND Gate
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E. CIRCUIT TESTS
Ceramic wafers for the circuit were ordered. The resistor values obtained on the delivered
circuits were measured before circuit assembly. Resistors R i and R 2 were near the design values,
but R 3
 and R4
 values in the 3 to 4 kQ range rather than 5 M were obtained. Aft , -Bode and
transistor wafers were mounted and bonded, the resistors were remeasured. All .,;sistances
decreased, a result not seen in earlier tests, and not understood at this time. Because the resistors
were small, an alternate connection was used. Terminal R 1 was connected to C 1 and VEE was
decreased from 6 V to 2.5 V. The circuit was tested at 25° C, 100° C, 200° C, and 275° C. Plots of
outp oltage as a functio,l of input voltage for these temperatures are shown in Figure 35. Input
current as a function of input voltage is shown in Figure 36. A fan-out load of three was simulated
by a 750-ohm resistor and a silicon diode connected between VCC and the output.
After this test, three circuits were operated at 300°C for 200 hours with the same simulated
fan-out. A full-wave rectified, line-frequency, 6 V signal was connected to the circuits to operate
them at 120 Hz. One circuit failed; the remaining two were degraded but still switched at elevated
temperatures.
r
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SECTION VIII
SUMMARY AND PLANS
Work on the development of a high-temperature microelectronic module has centered around
four main subjects: 1) selection of the most appropriate starting material, 2) selection of the most
appropriate fabrication process, 3) stability of active and passive components, and 4)
characterization of discrete elements and circuits. The temperature dependence of GaAs transistors
seems to be related to the degree of compensation of the base layer. Transport properties in the
base layer depend on the substrate material used, the growth conditions of the epitaxial deposition
process, the base diffusion technique and the emitter diffusion technique. A highly compensated
base region leads to high-gain, temperature-sensitive transistors, while a less compensated base layer
leads to low-to-medium gain, temperature-insensitive devices.
The temperature dependence of diodes in the forward direction is rather well understood. No
consistent theory exists for reverse characteristics of either discrete diodes or the base-collector
junction of transistors. Measurements have indicated that solution-grown, amphoterically doped
GaAs diodes exhibit behavior similar to that of Si diodes, while diffused diodes in either
vapor-phase epitaxial or bulk GaAs exhibit strong current components clue to internal field
emission. At very high temperature, the current in all diodes is dominated by space-charge
generation current. The degradation seems to occur due to formation of high-field regions in the
vicinity of localized precipitations. This deterioration takes place preferentially at the surface,
except for solution-grown diodes. The stability could not be improved by conventional surface
protection techniques such as Si0 2 layers and field relief electrodes.
The materials problems have not been solved yet in the sense that one can specify a material or
a materials process yielding reliably good high temperature devices. It looks, &ough, -s if at very
high temperatures, device performance is quite similar for all materials used and reflects more the
properties of the gallium arsenide as such more than the specific way it was grown or handled. This
suggests using bulk GaAs rather than any type of epitaxial material because of the cost reduction,
the ease of commercially obtaining such materials and the difficulties of defining epitaxial
deposition conditions. it is therefore planned to fabricate gallium arsenide transistors on bulk
material.
Summarizing the findings on operation of transistors at elevated temperatures, the following
observations have been established:
• GaAs transistors operable at an ambient temperature of 400°C with an h FE > 1 can
be fabricated; however, not reproducibly. Materials are probably responsible for the
lack of reproducibility.
•	 The limiting factor of 400"C is the reverse leakage current.
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•	 GaAs transistors operable at an ambient temperature of 300°C can be built and can
be stable.
•	 Commercial applications have been identified for transistors operable at an ambient
temperature of > 200°C.
•	 Below 200°C, state of the art GaAs transistors cannot compete in performance with
silicon devices.
• GaAs FE"T transistors have the potential to be operable above 200°C but not higher
than 300°C and to complete with silicon devices at temperatures below 200°C in the
high-frequency field.
Since silicon devices have been operated at temperatures up to 300°C, a comparison of the
performance and stability of silicon devices and gallium arsenide devices for this temperature range
is planned.
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APPENDIX
NEW TECHNOLOGY
A. PREPARATION AND USE OF TIN-DOPED EPITAXIAI, GaAs
Described on pages 3 through 5.
Tin-doped N-type GaAs with a carrier concentration in the 10 16 cm - 3 range was epitaxially
deposited on tin-doped Czochralski-grown substrates. A diffusion cell containing SnC1 4 was used as
the tin source. Transistors fabricated on this material exhibited performance data superior to those
obtained from the sulfur-doped material used previously.
B. MA`hERIAL SELECTION BY CATHODOLUMINESC1wNCE
Described on pages 15 through 32.
The cathodoluminescence effect was successfully used to detect N-type epitaxial GaAs not
suitable for transistor fabrication. The only material evaluation method used previously was the
testing of completely fabricated transistors.
C. USE OF A DOUBLE-OXIDE LAYER AS DIFFUSION MASK FOR THE EMITTER
DIFFUSION
Described on page 39.
A combination of 1000 A sputtered Si0 2 followed by 3000 A of TEOS or phosphorus-doped
TEOS, was used as diffusion mask for the emitter diffusion and led to improvement of yield and
performance of transistors.
D. USE OF Si-DOPED BULK GaAs FOR TRANSISTOR FABRICATION
Is
Described on page 39.
(sulk. GaAs slices, doped in the low 10 16 Gm - 3 range, was used for transistor fabrication. This
purchas°d material. (Bell & Howell, Pasadena, California) was grown in a sealed crystal puller.
Application of the double-oxide technique, described above, resulted in the best high temperature
transistors built under this contract.
